

# DATA SHEET

For a complete data sheet, please also download:

- The IC04 LOCMOS HE4000B Logic Family Specifications HEF, HEC
- The IC04 LOCMOS HE4000B Logic Package Outlines/Information HEF, HEC

## HEF40175B

### MSI

## Quadruple D-type flip-flop

Product specification  
File under Integrated Circuits, IC04

January 1995



Quadruple D-type flip-flop

HEF40175B  
MSI

DESCRIPTION

The HEF40175B is a quadruple edge-triggered D-type flip-flop with four data inputs ( $D_0$  to  $D_3$ ), a clock input ( $CP$ ), an overriding asynchronous master reset input ( $\overline{MR}$ ), four buffered outputs ( $O_0$  to  $O_3$ ), and four complementary

buffered outputs ( $\overline{O}_0$  to  $\overline{O}_3$ ). Information on  $D_0$  to  $D_3$  is transferred to  $O_0$  to  $O_3$  on the LOW to HIGH transition of  $CP$  if  $\overline{MR}$  is HIGH. When LOW,  $\overline{MR}$  resets all flip-flops ( $O_0$  to  $O_3 = \text{LOW}$ ,  $\overline{O}_0$  to  $\overline{O}_3 = \text{HIGH}$ ), independent of  $CP$  and  $D_0$  to  $D_3$ .



PINNING

- $D_0$  to  $D_3$  data inputs
- $CP$  clock input (LOW to HIGH; edge-triggered)
- $\overline{MR}$  master reset input (active LOW)
- $O_0$  to  $O_3$  buffered outputs
- $\overline{O}_0$  to  $\overline{O}_3$  complementary buffered outputs

FUNCTION TABLE

| INPUTS |   |                 | OUTPUTS   |                |
|--------|---|-----------------|-----------|----------------|
| CP     | D | $\overline{MR}$ | O         | $\overline{O}$ |
|        | H | H               | H         | L              |
|        | L | H               | L         | H              |
|        | X | H               | no change | no change      |
| X      | X | L               | L         | H              |

Notes

- H = HIGH state (the more positive voltage)  
L = LOW state (the less positive voltage)  
X = state is immaterial  
 = positive-going transition  
 = negative-going transition

- HEF40175BP(N): 16-lead DIL; plastic (SOT38-1)
- HEF40175BD(F): 16-lead DIL; ceramic (cerdip) (SOT74)
- HEF40175BT(D): 16-lead SO; plastic (SOT109-1)
- ( ): Package Designator North America

FAMILY DATA,  $I_{DD}$  LIMITS category MSI

See Family Specifications

## Quadruple D-type flip-flop


HEF40175B  
MSI

Fig.3 Logic diagram.

# Quadruple D-type flip-flop

HEF40175B  
MSI

## AC CHARACTERISTICS

$V_{SS} = 0$  V;  $T_{amb} = 25$  °C;  $C_L = 50$  pF; input transition times  $\leq 20$  ns

|                                                                           | $V_{DD}$<br>V | SYMBOL     | MIN.           | TYP.              | MAX.               | TYPICAL EXTRAPOLATION<br>FORMULA                                                       |
|---------------------------------------------------------------------------|---------------|------------|----------------|-------------------|--------------------|----------------------------------------------------------------------------------------|
| Propagation delays<br>$CP \rightarrow O_n, \overline{O}_n$<br>HIGH to LOW | 5<br>10<br>15 | $t_{PHL}$  |                | 80<br>35<br>25    | 160<br>70<br>50 ns | 53 ns + (0,55 ns/pF) $C_L$<br>24 ns + (0,23 ns/pF) $C_L$<br>17 ns + (0,16 ns/pF) $C_L$ |
| LOW to HIGH                                                               | 5<br>10<br>15 | $t_{PLH}$  |                | 70<br>30<br>25    | 140<br>65<br>45 ns | 43 ns + (0,55 ns/pF) $C_L$<br>19 ns + (0,23 ns/pF) $C_L$<br>17 ns + (0,16 ns/pF) $C_L$ |
| $\overline{MR} \rightarrow O_n$<br>HIGH to LOW                            | 5<br>10<br>15 | $t_{PHL}$  |                | 75<br>30<br>25    | 155<br>65<br>50 ns | 48 ns + (0,55 ns/pF) $C_L$<br>19 ns + (0,23 ns/pF) $C_L$<br>17 ns + (0,16 ns/pF) $C_L$ |
| $\overline{MR} \rightarrow \overline{O}_n$<br>LOW to HIGH                 | 5<br>10<br>15 | $t_{PLH}$  |                | 70<br>30<br>25    | 140<br>65<br>50 ns | 43 ns + (0,55 ns/pF) $C_L$<br>19 ns + (0,23 ns/pF) $C_L$<br>17 ns + (0,16 ns/pF) $C_L$ |
| Output transition times<br>HIGH to LOW                                    | 5<br>10<br>15 | $t_{THL}$  |                | 60<br>30<br>20    | 120<br>60<br>40 ns | 10 ns + (1,0 ns/pF) $C_L$<br>9 ns + (0,42 ns/pF) $C_L$<br>6 ns + (0,28 ns/pF) $C_L$    |
| LOW to HIGH                                                               | 5<br>10<br>15 | $t_{TLH}$  |                | 60<br>30<br>20    | 120<br>60<br>40 ns | 10 ns + (1,0 ns/pF) $C_L$<br>9 ns + (0,42 ns/pF) $C_L$<br>6 ns + (0,28 ns/pF) $C_L$    |
| Set-up time<br>$D_n \rightarrow CP$                                       | 5<br>10<br>15 | $t_{su}$   | 60<br>20<br>15 | 30<br>10<br>5     | ns<br>ns<br>ns     | see also waveforms Fig.4                                                               |
| Hold time<br>$D_n \rightarrow CP$                                         | 5<br>10<br>15 | $t_{hold}$ | 25<br>10<br>10 | -5<br>0<br>0      | ns<br>ns<br>ns     |                                                                                        |
| Minimum clock<br>pulse width; LOW                                         | 5<br>10<br>15 | $t_{WCPL}$ | 90<br>35<br>25 | 45<br>15<br>10    | ns<br>ns<br>ns     |                                                                                        |
| Minimum $\overline{MR}$ pulse<br>width; LOW                               | 5<br>10<br>15 | $t_{WMRL}$ | 80<br>30<br>20 | 40<br>15<br>10    | ns<br>ns<br>ns     |                                                                                        |
| Recovery time<br>for $\overline{MR}$                                      | 5<br>10<br>15 | $t_{RMR}$  | 0<br>0<br>0    | -30<br>-20<br>-15 | ns<br>ns<br>ns     |                                                                                        |
| Maximum clock<br>pulse frequency                                          | 5<br>10<br>15 | $f_{max}$  | 5<br>15<br>20  | 11<br>30<br>45    | MHz<br>MHz<br>MHz  |                                                                                        |


Quadruple D-type flip-flop

HEF40175B  
MSI

AC CHARACTERISTICS

V<sub>SS</sub> = 0 V; T<sub>amb</sub> = 25 °C; input transition times ≤ 20 ns

|                                                 | V <sub>DD</sub><br>V | TYPICAL FORMULA FOR P (μW)                                                                |                                                                                                                                                                                                                             |
|-------------------------------------------------|----------------------|-------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Dynamic power<br>dissipation per<br>package (P) | 5                    | 2000 f <sub>i</sub> + ∑ (f <sub>o</sub> C <sub>L</sub> ) × V <sub>DD</sub> <sup>2</sup>   | where<br>f <sub>i</sub> = input freq. (MHz)<br>f <sub>o</sub> = output freq. (MHz)<br>C <sub>L</sub> = load capacitance (pF)<br>∑ (f <sub>o</sub> C <sub>L</sub> ) = sum of outputs<br>V <sub>DD</sub> = supply voltage (V) |
|                                                 | 10                   | 8400 f <sub>i</sub> + ∑ (f <sub>o</sub> C <sub>L</sub> ) × V <sub>DD</sub> <sup>2</sup>   |                                                                                                                                                                                                                             |
|                                                 | 15                   | 22 500 f <sub>i</sub> + ∑ (f <sub>o</sub> C <sub>L</sub> ) × V <sub>DD</sub> <sup>2</sup> |                                                                                                                                                                                                                             |



APPLICATION INFORMATION

Some examples of applications for the HEF40175B are:

- Shift registers
- Buffer/storage register
- Pattern generator