

DATA SHEET

For a complete data sheet, please also download:

- The IC04 LOCMOS HE4000B Logic Family Specifications HEF, HEC
- The IC04 LOCMOS HE4000B Logic Package Outlines/Information HEF, HEC

HEF4521B

MSI

24-stage frequency divider and oscillator

Product specification
File under Integrated Circuits, IC04

January 1995

24-stage frequency divider and oscillator

**HEF4521B
MSI**

24-STAGE FREQUENCY DIVIDER AND OSCILLATOR

The HEF4521B consists of a chain of 24 toggle flip-flops with an overriding asynchronous master reset input (MR), and an input circuit that allows three modes of operation. The single inverting stage (I_2/O_2) will function as a crystal oscillator, or in combination with I_1 as an RC oscillator, or as an input buffer for an external oscillator. Low-power operation as a crystal oscillator is enabled by connecting external resistors to pins 3 (V_{SS}') and 5 (V_{DD}'). Each flip-flop divides the frequency of the previous flip-flop by two, consequently the HEF4521B will count up to $2^{24} = 16\,777\,216$. The counting advances on the HIGH to LOW transition of the clock (I_2). The outputs of the last seven stages are available for additional flexibility.




Fig. 1 Functional diagram.

FAMILY DATA
 I_{DD} LIMITS category MSI } see Family Specifications

24-stage frequency divider and oscillator

HEF4521B
MSI




Fig. 2 Pinning diagram. 7274563

HEF4521BP(N): 16-lead DIL; plastic (SOT38-1)
 HEF4521BD(F): 16-lead DIL; ceramic (cerdip) (SOT74)
 HEF4521BT(D): 16-lead SO; plastic (SOT109-1)
 (): Package Designator North America

COUNT CAPACITY

output	count capacity
O18	$2^{18} = 262\,144$
O19	$2^{19} = 524\,288$
O20	$2^{20} = 1\,048\,576$
O21	$2^{21} = 2\,097\,152$
O22	$2^{22} = 4\,194\,304$
O23	$2^{23} = 8\,388\,608$
O24	$2^{24} = 16\,777\,216$

FUNCTIONAL TEST SEQUENCE

inputs		control terminals			outputs	remarks
MR	I2	O2	VSS'	VDD'	O18 to O24	
H	L	L	VDD	VSS	L	counter is in three 8-stage sections in parallel mode; I2 and O2 are interconnected (O2 is now input); counter is reset by MR
L	\square	\square	VDD	VSS	H	255 pulses are clocked into I2, O2 (the counter advances on the LOW to HIGH transition)
L	L	L	VSS	VSS	H	VSS' is connected to VSS
L	H	L	VSS	VSS	H	the input I2 is made HIGH
L	H	L	VSS	VDD	H	VDD' is connected to VDD; O2 is now made floating and becomes an output; the device is now in the 2^{24} mode
L	\searrow		VSS	VDD	L	counter ripples from an all HIGH state to an all LOW state

A test function has been included for the reduction of the test time required to exercise all 24 counter stages. This test function divides the counter into three 8-stage sections by connecting VSS' to VDD and VDD' to VSS. Via I2 (connected to O2) 255 counts are loaded into each of the 8-stage sections in parallel. All flip-flops are now at a HIGH state. The counter is now returned to the normal 24-stage in series configuration by connecting VSS' to VSS and VDD' to VDD. One more pulse is entered into input I2, which will cause the counter to ripple from an all HIGH state to an all LOW state.

24-stage frequency divider and oscillator

HEF4521B
MSI




Fig. 4 Schematic diagram of clock input circuitry.

A.C. CHARACTERISTICS

VSS = 0 V; T_{amb} = 25 °C; C_L = 50 pF; input transition times ≤ 20 ns

	V _{DD} V	symbol	min.	typ.	max.	typical extrapolation formula
Propagation delays I ₂ → O ₁₈ HIGH to LOW	5	t _{PHL}		950	1900	923 ns + (0,55 ns/pF) C _L
	10		350	700	339 ns + (0,23 ns/pF) C _L	
	15		220	440	212 ns + (0,16 ns/pF) C _L	
LOW to HIGH	5	t _{PLH}		950	1900	923 ns + (0,55 ns/pF) C _L
	10		350	700	339 ns + (0,23 ns/pF) C _L	
	15		220	440	212 ns + (0,16 ns/pF) C _L	
O _n → O _{n+1} HIGH to LOW	5	t _{PHL}		40	80	13 ns + (0,55 ns/pF) C _L
	10		15	30	4 ns + (0,23 ns/pF) C _L	
	15		10	20	2 ns + (0,16 ns/pF) C _L	
LOW to HIGH	5	t _{PLH}		40	80	13 ns + (0,55 ns/pF) C _L
	10		15	30	4 ns + (0,23 ns/pF) C _L	
	15		10	20	2 ns + (0,16 ns/pF) C _L	
MR → O _n HIGH to LOW	5	t _{PHL}		120	240	93 ns + (0,55 ns/pF) C _L
	10		55	110	44 ns + (0,23 ns/pF) C _L	
	15		40	80	32 ns + (0,16 ns/pF) C _L	
I ₁ → O ₁ HIGH to LOW	5	t _{PHL}		90	180	63 ns + (0,55 ns/pF) C _L
	10		35	70	24 ns + (0,23 ns/pF) C _L	
	15		25	50	17 ns + (0,16 ns/pF) C _L	
LOW to HIGH	5	t _{PLH}		60	120	33 ns + (0,55 ns/pF) C _L
	10		30	60	19 ns + (0,23 ns/pF) C _L	
	15		20	40	12 ns + (0,16 ns/pF) C _L	
Output transition times HIGH to LOW	5	t _{THL}		60	120	10 ns + (1,0 ns/pF) C _L
	10		30	60	9 ns + (0,42 ns/pF) C _L	
	15		20	40	6 ns + (0,28 ns/pF) C _L	
LOW to HIGH	5	t _{TLH}		60	120	10 ns + (1,0 ns/pF) C _L
	10		30	60	9 ns + (0,42 ns/pF) C _L	
	15		20	40	6 ns + (0,28 ns/pF) C _L	

24-stage frequency divider and oscillator


HEF4521B
MSI

A.C. CHARACTERISTICS

V_{SS} = 0 V; T_{amb} = 25 °C; C_L = 50 pF; input transition times ≤ 20 ns

	V _{DD} V	symbol	min.	typ.	max.	
Minimum I ₂ pulse width; HIGH	5	t _{WI2H}	80	40	ns	} see also waveforms Fig. 5
	10		40	20	ns	
	15		30	15	ns	
Minimum MR pulse width; HIGH	5	t _{WMRH}	70	35	ns	
	10		40	20	ns	
	15		30	15	ns	
Recovery time for MR	5	t _{RMR}	20	-10	ns	
	10		15	-5	ns	
	15		15	0	ns	
Maximum clock pulse frequency	5	f _{max}	6	12	MHz	
	10		12	25	MHz	
	15		17	35	MHz	

	V _{DD} V	typical formula for P (μW)	where
Dynamic power dissipation per package (P)	5	1 200 f _i + Σ(f _o C _L) × V _{DD} ²	f _i = input freq. (MHz)
	10	5 100 f _i + Σ(f _o C _L) × V _{DD} ²	f _o = output freq. (MHz)
	15	13 050 f _i + Σ(f _o C _L) × V _{DD} ²	C _L = load capacitance (pF)
			Σ(f _o C _L) = sum of outputs
			V _{DD} = supply voltage (V)




7274564

Fig. 5 Waveforms showing minimum pulse widths for MR and I₂, recovery time for MR.

24-stage frequency divider and oscillator

HEF4521B
MSI

APPLICATION INFORMATION



(1) Optional for low power operation.

Fig. 6 Crystal oscillator circuit.

Typical characteristics for crystal oscillator circuit (Fig. 6):

	500 kHz circuit	50 kHz circuit	unit
Crystal characteristics			
resonance frequency	500	50	kHz
crystal cut	S	N	—
equivalent resistance; R_S	1	6,2	kΩ
External resistor/capacitor values			
R_0	47	750	kΩ
C_T	82	82	pF
C_S	20	20	pF

24-stage frequency divider and oscillator

HEF4521B
MSI




Fig. 7 RC oscillator circuit;

$$f \approx \frac{1}{2,3 \times R_{TC} \times C}; R_S \geq 2 R_{TC}, \text{ in which:}$$

f in Hz, R in Ω , C in F.

$$R_S + R_{TC} < \frac{V_{IL \max}}{I_{LI}} \quad (\text{maximum input voltage LOW})$$

(input leakage current)




Fig. 8 Oscillator frequency as a function of R_{TC} and C; $V_{DD} = 10 \text{ V}$; test circuit is Fig. 7.

24-stage frequency divider and oscillator

HEF4521B
MSI

APPLICATION INFORMATION (continued)





Fig. 9 Test set-up for measuring forward transconductance $g_{fs} = di_o/dv_i$ at v_o is constant (see also graph Fig. 10).



Curves in Fig. 10:

- A: average,
- B: average + 2 s,
- C: average - 2 s, in which:
's' is the observed standard deviation.

Fig. 10 Typical forward transconductance g_{fs} as a function of the supply voltage at $T_{amb} = 25\text{ }^{\circ}\text{C}$.

24-stage frequency divider and oscillator

HEF4521B
MSI




Fig. 11 Voltage gain (V_O/V_I) as a function of supply voltage.




Fig. 12 Supply current as a function of supply voltage.




Fig. 13 Test set-up for measuring graphs of Figs 11 and 12.