
SLLS144C - OCTOBER 1980 - REVISED MARCH 1997

- Meets or Exceeds the Requirements of ANSI EIA/TIA-422-B, EIA/TIA-423-B, and RS-485 and ITU Recommendations V.10, V.11, X.26, and X.27
- Designed for Multipoint Bus Transmission on Long Bus Lines in Noisy Environments
- 3-State Outputs
- Common-Mode Input Voltage Range of −12 V to 12 V
- Input Sensitivity . . . ±200 mV
- Input Hysteresis . . . 50 mV Typ
- High Input Impedance . . . 12 kΩ Min
- Operates From Single 5-V Supply
- Low Power Requirements
- Plug In Replacement for AM26LS32


description

The SN55173 and SN75173 are monolithic quadruple differential line receivers with 3-state outputs. They are designed to meet the requirements of ANSI Standards EIA/TIA-422-B, EIA/TIA-423-B, RS-485, and several ITU recommendations. The standards are for balanced multipoint bus transmission at rates up to 10 megabits per second. The four receivers share two OR enable inputs, one active when high, the other active when low. The '173 devices

SN75173...D OR N PACKAGE SN55173...J PACKAGE (TOP VIEW)



SN55173 . . . FK PACKAGE (TOP VIEW)



NC-No internal connection

feature high input impedance, input hysteresis for increased noise immunity, and input sensitivity of ± 200 mV over a common-mode input voltage range of -12 to 12 V. Fail-safe design ensures that if the inputs are open circuited, the outputs are always high. The SN65173 and SN75173 are designed for optimum performance when used with the SN75172 or SN75174 quad differential line drivers.


The SN55173 is characterized over the full military temperature range of −55°C to 125°C. The SN75173 is characterized for operation from 0°C to 70°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




logic symbol[†]



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for the D, J, and N packages.

logic diagram (positive logic)




FUNCTION TABLE (each receiver)

DIFFERENTIAL A – B	ENABL <u>ES</u> G G	OUTPUT Y	
V _{ID} ≥ 0.2 V	H X X L	H H	
-0.2 V < V _{ID} < 0.2 V	H X X L	?	
V _{ID} ≤ −0.2 V	H X X L	L	
X	L H	Z	
Open circuit	X L H X	H H	

H = high level, L = low level, ? = indeterminate,

X = irrelevant,Z = high impedance (off)

schematics of inputs and outputs





SLLS144C - OCTOBER 1980 - REVISED MARCH 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V _{CC} (see Note 1)	
	±25 V
Differential input voltage, V _{ID} (see Note 2)	±25 V
Enable input voltage, V _I	
Low-level output current, IOL	50 mA
Continuous total dissipation	See Dissipation Rating Table
Operating free-air temperature range, T _A : SN55173	55°C to 125°C
SN75173	0°C to 70°C
Storage temperature range, T _{stq}	65°C to 150°C
Case temperature for 60 seconds, T _C : FK package	260°C
	0 seconds: D or N package 260°C
Lead temperature 1,6 mm (1/16 inch) from case for 6	0 seconds: J package

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values, except differential input voltage, are with respect to network ground terminal.

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR	T _A = 70°C POWER RATING	T _A = 125°C POWER RATING
D	950 mW	7.6 mW/°C	608 mW	_
FK	1375 mW	11.0 mW/°C	880 mW	275 mW
J	1375 mW	11.0 mW/°C	880 mW	275 mW
N	1150 mW	9.2 mW/°C	736 mW	_

recommended operating conditions

		MIN	NOM	MAX	UNIT
Cumply voltage Va -	SN55173	4.5	5	5.5	V
Supply voltage, VCC	SN75173	4.75	5	5.25	
Common-mode input voltage, V _{IC}				±12	V
Differential input voltage, V _{ID}				±12	V
High-level enable-input voltage, VIH		2			V
Low-level enable-input voltage, V _{IL}				0.8	V
High-level output current, IOH				-400	μΑ
Low-level output current, IOL				16	mA
Operating free air temperature. Te	SN55173	-55		125	°C
Operating free-air temperature, TA	SN75173	0		70	C



^{2.} Differential-input voltage is measured at the noninverting input with respect to the corresponding inverting input.

SLLS144C - OCTOBER 1980 - REVISED MARCH 1997

electrical characteristics over recommended ranges of common-mode input voltage, supply voltage, and operating free-air temperature

	PARAMETER TEST CONDITIONS		MIN	TYP [†]	MAX	UNIT		
V _{IT+}	Positive-going input threshold voltage	$V_0 = 2.7 V$,	$I_0 = -0.4 \text{ mA}$				0.2	V
V_{IT-}	Negative-going input threshold voltage	$V_0 = 0.5 V$,	I _O = 16 mA		-0.2‡			V
V _{hys}	Hysteresis (V _{IT+} – V _{IT})	See Figure 4				50		mV
٧ıK	Enable-input clamp voltage	$I_{I} = -18 \text{ mA}$					-1.5	V
V	High level code of the co	$V_{ID} = 200 \text{ mV}$. $I_{OH} = -400 \text{ uA}$	I 400 ·· A	SN55173	2.5			V
VOH	High-level output voltage		SN75173	2.7			V	
V	Low lovel output voltage	V _{ID} = −200 mV, See Figure 1	Soo Figure 1	$I_{OL} = 8 \text{ mA}$			0.45	V
VOL	Low-level output voltage		I _{OL} = 16 mA			0.5	V	
loz	High-impedance-state output current	$V_0 = 0.4 \text{ V to } 2.4 \text{ V}$					±20	μΑ
١.	Line input surrent	Others instant of O.V. One Nation		V _I = 12 V			1	mA
'	Line input current	Other input at 0 v,	ther input at 0 V, See Note 3				-0.8	ma
lн	High-level enable-input current	V _{IH} = 2.7 V					20	μΑ
Ι _Ι L	Low-level enable-input current	V _{IL} = 0.4 V					-100	μΑ
rį	Input resistance				12			kΩ
los	Short-circuit output current				-15		-85	mA
ICC	Supply current	Outputs disabled					70	mA

NOTE 3: Refer to ANSI Standards EIA/TIA-422-B and EIA/TIA423-B for exact conditions.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

	PARAMETER	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
^t PLH	Propagation delay time, low-to-high-level output	$V_{ID} = -1.5 \text{ V to } 1.5 \text{ V},$			20	35	ns
^t PHL	Propagation delay time, high-to-low-level output	$C_L = 15 pF$,	See Figure 1		22	35	ns
^t PZH	Output enable time to high level	$C_L = 15 pF$,	See Figure 2		17	22	ns
tPZL	Output enable time to low level	$C_L = 15 pF$,	See Figure 3		20	25	ns
^t PHZ	Output disable time from high level	$C_L = 5 pF$,	See Figure 2		21	30	ns
t _{PLZ}	Output disable time from low level	$C_L = 5 pF$,	See Figure 3		30	40	ns

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C. ‡ The algebraic convention, in which the less positive (more negative) limit is designated as minimum, is used in this data sheet for threshold voltage levels only.

PARAMETER MEASUREMENT INFORMATION




Figure 1. tpLH, tpHL Test Circuit and Voltage Waveforms




Figure 2. tpHZ, tpZH Test Circuit and Voltage Waveforms

[] represent voltages on the SN55173 only.

- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz, duty cycle = 50%, $t_r \le 6$ ns, $t_f \le 6$ ns, t_f
 - B. CL includes probe and jig capacitance.
 - C. All diodes are 1N916 or equivalent.
 - D. To test the active-low enable \overline{G} , ground G and apply an inverted input waveform to \overline{G} .

PARAMETER MEASUREMENT INFORMATION





Figure 3. tpzl, tpLZ Test Circuit and Voltage Waveforms

NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz, duty cycle = 50%, $t_f \le 6$ ns, $t_f \le 6$ ns, $Z_{O} = 50 \ \Omega$.

- B. C₁ includes probe and jig capacitance.
- C. All diodes are 1N916 or equivalent.
- D. To test the active-low enable \overline{G} , ground G and apply an inverted input waveform to \overline{G} .

TYPICAL CHARACTERISTICS








Figure 5

TYPICAL CHARACTERISTICS





LOW-LEVEL OUTPUT VOLTAGE

VS

EDGE AID TEMPERATURE




Figure 8

OUTPUT VOLTAGE
vs
ENABLE G VOLTAGE






Figure 9

TYPICAL CHARACTERISTICS



APPLICATION INFORMATION



NOTE A: The line should be terminated at both ends in its characteristic impedance. Stub lengths off the main line should be kept as short as possible.

Figure 12. Typical Application Circuit



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated