- Bidirectional Transceivers
- Meet or Exceed the Requirements of ANSI Standards TIA/EIA-422-B and TIA/EIA-485-A and ITU Recommendations V. 11 and X. 27
- Designed for Multipoint Transmission on Long Bus Lines in Noisy Environments
- 3-State Driver and Receiver Outputs
- Individual Driver and Receiver Enables
- Wide Positive and Negative Input/Output Bus Voltage Ranges
- Driver Output Capability . . . $\pm 60$ mA Max
- Thermal Shutdown Protection
- Driver Positive and Negative Current Limiting
- Receiver Input Impedance . . . 12 k $\Omega$ Min
- Receiver Input Sensitivity . . . $\pm \mathbf{2 0 0}$ mV
- Receiver Input Hysteresis . . . 50 mV Typ
- Operate From Single 5-V Supply

D OR P PACKAGE
(TOP VIEW)


## description

The SN65176B and SN75176B differential bus transceivers are monolithic integrated circuits designed for bidirectional data communication on multipoint bus transmission lines. They are designed for balanced transmission lines and meet ANSI Standards TIA/EIA-422-B and TIA/EIA-485-A and ITU Recommendations V. 11 and X. 27.

The SN65176B and SN75176B combine a 3-state differential line driver and a differential input line receiver, both of which operate from a single 5-V power supply. The driver and receiver have active-high and active-low enables, respectively, that can be connected together externally to function as a direction control. The driver differential outputs and the receiver differential inputs are connected internally to form differential input/output ( $/ / \mathrm{O}$ ) bus ports that are designed to offer minimum loading to the bus when the driver is disabled or $\mathrm{V}_{\mathrm{CC}}=0$. These ports feature wide positive and negative common-mode voltage ranges, making the device suitable for party-line applications.
The driver is designed for up to 60 mA of sink or source current. The driver features positive and negative current limiting and thermal shutdown for protection from line-fault conditions. Thermal shutdown is designed to occur at a junction temperature of approximately $150^{\circ} \mathrm{C}$. The receiver features a minimum input impedance of $12 \mathrm{k} \Omega$, an input sensitivity of $\pm 200 \mathrm{mV}$, and a typical input hysteresis of 50 mV .
The SN65176B and SN75176B can be used in transmission-line applications employing the SN75172 and SN75174 quadruple differential line drivers and SN75173 and SN75175 quadruple differential line receivers.

The SN65176B is characterized for operation from $-40^{\circ} \mathrm{C}$ to $105^{\circ} \mathrm{C}$ and the SN75176B is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

## Function Tables

| DRIVER |  |  |  |
| :---: | :---: | :---: | :---: |
| INPUT <br> D | ENABLE | OUTPUTS |  |
|  | DE | A | B |
| H | H | H | L |
| L | H | L | H |
| X | L | Z | Z |

RECEIVER

| DIFFERENTIAL INPUTS <br> $\mathbf{A}-\mathbf{B}$ | ENABLE <br> $\overline{\mathbf{R E}}$ | OUTPUT <br> $\mathbf{R}$ |
| :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{ID}} \geq 0.2 \mathrm{~V}$ | L | H |
| $-0.2 \mathrm{~V}<\mathrm{V}_{\text {ID }}<0.2 \mathrm{~V}$ | L | $?$ |
| $\mathrm{~V}_{\text {ID }} \leq-0.2 \mathrm{~V}$ | L | L |
| X | H | Z |
| Open | L | $?$ |

$\mathrm{H}=$ high level, $\mathrm{L}=$ low level, ? = indeterminate,

$$
\text { X = irrelevant, } Z \text { = high impedance (off) }
$$

logic symbol $\dagger$

$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
logic diagram (positive logic)


## schematics of inputs and outputs



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$


$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. All voltage values, except differential input/output bus voltage, are with respect to network ground terminal.
2. The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.
recommended operating conditions


[^0]
## DRIVER SECTION

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS $\dagger$ |  | MIN | TYP¥ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IK }}$ | Input clamp voltage | $\boldsymbol{I}=-18 \mathrm{~mA}$ |  |  |  | -1.5 | V |
| $\mathrm{V}_{\mathrm{O}}$ | Output voltage | $\mathrm{I}=0$ |  | 0 |  | 6 | V |
| \|VOD1 ${ }^{\text {l }}$ | Differential output voltage | $\mathrm{O}=0$ |  | 1.5 | 3.6 | 6 | V |
| \|VOD2| | Differential output voltage | $\mathrm{R}_{\mathrm{L}}=100 \Omega$, | See Figure 1 | $\begin{gathered} 1 / 2 \mathrm{~V}_{\mathrm{OD} 1} \\ \text { or } 2 \mathbb{T} 1 \end{gathered}$ |  |  | V |
|  |  | $\mathrm{R}_{\mathrm{L}}=54 \Omega$, | See Figure 1 | 1.5 | 2.5 | 5 | V |
| VOD3 | Differential output voltage | See Note 4 |  | 1.5 |  | 5 | V |
| $\Delta \mid \mathrm{V}_{\text {OD }}$ | Change in magnitude of differential output voltage§ | $\mathrm{R}_{\mathrm{L}}=54 \Omega$ or $100 \Omega$, | See Figure 1 |  |  | $\pm 0.2$ | V |
| VOC | Common-mode output voltage |  |  |  |  | +3 -1 | V |
| $\Delta \mid \mathrm{VOCl}$ | Change in magnitude of common-mode output voltage§ |  |  |  |  | $\pm 0.2$ | V |
| Io | Output current | Output disabled, | $\mathrm{V}_{\mathrm{O}}=12 \mathrm{~V}$ |  |  | 1 | mA |
|  |  | See Note 5 | $\mathrm{V}_{\mathrm{O}}=-7 \mathrm{~V}$ |  |  | -0.8 |  |
| IIH | High-level input current | $\mathrm{V}_{\mathrm{I}}=2.4 \mathrm{~V}$ |  |  |  | 20 | $\mu \mathrm{A}$ |
| IIL | Low-level input current | $\mathrm{V}_{1}=0.4 \mathrm{~V}$ |  |  |  | -400 | $\mu \mathrm{A}$ |
| Ios | Short-circuit output current | $\mathrm{V}_{\mathrm{O}}=-7 \mathrm{~V}$ |  |  |  | -250 | mA |
|  |  | $\mathrm{V}_{\mathrm{O}}=0$ |  |  |  | 150 |  |
|  |  | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}$ |  |  |  | 250 |  |
|  |  | $\mathrm{V}_{\mathrm{O}}=12 \mathrm{~V}$ |  |  |  | 250 |  |
|  | Supply current (total package) | No load | Outputs enabled |  | 42 | 70 | mA |
|  |  |  | Outputs disabled |  | 26 | 35 |  |

$\dagger$ The power-off measurement in ANSI Standard TIA/EIA-422-B applies to disabled outputs only and is not applied to combined inputs and outputs. $\ddagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\S \Delta\left|\mathrm{V}_{\mathrm{OD}}\right|$ and $\Delta\left|\mathrm{V}_{\mathrm{OC}}\right|$ are the changes in magnitude of $\mathrm{V}_{\mathrm{OD}}$ and $\mathrm{V}_{\mathrm{OC}}$, respectively, that occur when the input is changed from a high level to a low level.
II The minimum VOD2 with a $100-\Omega$ load is either $1 / 2 \mathrm{~V}_{\mathrm{OD} 1}$ or 2 V , whichever is greater.
NOTES: 4. See ANSI Standard TIA/EIA-485-A, Figure 3.5, Test Termination Measurement 2.
5. This applies for both power on and off; refer to ANSI Standard TIA/EIA-485-A for exact conditions. The TIA/EIA-422-B limit does not apply for a combined driver and receiver terminal.
switching characteristics, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=110 \mathrm{k} \Omega, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (unless otherwise noted)

|  | PARAMETER | TEST CONDITIONS |  | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{d}}(\mathrm{OD})$ | Differential-output delay time | $\mathrm{R}_{\mathrm{L}}=54 \Omega$, | See Figure 3 |  | 15 | 22 | ns |
| $\mathrm{t}_{\mathrm{t}}(\mathrm{OD})$ | Differential-output transition time |  |  |  | 20 | 30 | ns |
| tpZH | Output enable time to high level | See Figure 4 |  |  | 85 | 120 | ns |
| tPZL | Output enable time to low level | See Figure 5 |  |  | 40 | 60 | ns |
| tpHZ | Output disable time from high level | See Figure 4 |  |  | 150 | 250 | ns |
| tplZ | Output disable time from low level | See Figure 5 |  |  | 20 | 30 | ns |

SYMBOL EQUIVALENTS

| DATA-SHEET PARAMETER | TIA/EIA-422-B | TIA/EIA-485-A |
| :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{O}}$ | $\mathrm{V}_{\mathrm{Oa}}, \mathrm{V}_{\mathrm{ob}}$ | $\mathrm{V}_{\mathrm{Oa}}, \mathrm{V}_{\mathrm{ob}}$ |
| $\left\|\mathrm{V}_{\mathrm{OD} 1}\right\|$ | $\mathrm{V}_{\mathrm{O}}$ | $\mathrm{V}_{\mathrm{o}}$ |
| $\left\|\mathrm{V}_{\mathrm{OD} 2}\right\|$ | $\left(\mathrm{R}_{\mathrm{L}}=100 \Omega\right)$ | $\mathrm{V}_{\mathrm{t}}\left(\mathrm{R}_{\mathrm{L}}=54 \Omega\right)$ |
| $\left\|\mathrm{V}_{\mathrm{OD} 3}\right\|$ |  | $\mathrm{V}_{\mathrm{t}}($ Test Termination |
| Measurement 2$)$ |  |  |
| $\Delta\left\|\mathrm{V}_{\mathrm{OD}}\right\|$ | $\left\|\left\|\mathrm{V}_{\mathrm{t}}\right\|-\left\|\overline{\mathrm{V}}_{\mathrm{t}}\right\|\right\|$ | $\left\|\left\|\mathrm{V}_{\mathrm{t}}-\left\|\overline{\mathrm{V}}_{\mathrm{t}}\right\|\right\|\right.$ |
| $\mathrm{V}_{\mathrm{OC}}$ | $\left\|\mathrm{V}_{\mathrm{OS}}\right\|$ | $\left\|\mathrm{V}_{\mathrm{OS}}\right\|$ |
| $\Delta\left\|\mathrm{V}_{\mathrm{OC}}\right\|$ | $\left\|\mathrm{V}_{\mathrm{OS}}-\overline{\mathrm{V}}_{\mathrm{os}}\right\|$ | $\left\|\mathrm{V}_{\mathrm{OS}}-\overline{\mathrm{V}}_{\mathrm{os}}\right\|$ |
| $\mathrm{I}_{\mathrm{OS}}$ | $\left\|\mathrm{I}_{\mathrm{sal}}\right\|,\left\|\mathrm{I}_{\mathrm{sb}}\right\|$ |  |
| $\mathrm{I}_{\mathrm{O}}$ | $\left\|\mathrm{I}_{\mathrm{xa}}\right\|,\left\|\mathrm{I}_{\mathrm{xb}}\right\|$ | $\mathrm{l}_{\mathrm{ia}}, \mathrm{l}_{\mathrm{ib}}$ |

## RECEIVER SECTION

electrical characteristics over recommended ranges of common-mode input voltage, supply voltage, and operating free-air temperature (unless otherwise noted)

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ The algebraic convention, in which the less positive (more negative) limit is designated minimum, is used in this data sheet for common-mode input voltage and threshold voltage levels only.
NOTE 6: This applies for both power on and power off. Refer to EIA Standard TIA/EIA-485-A for exact conditions.
switching characteristics, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER | TEST CONDITIONS | MIN TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| tplH Propagation delay time, low- to high-level output | $\mathrm{V}_{\text {ID }}=0$ to 3 V , See Figure 6 | 21 | 35 | ns |
| tPHL Propagation delay time, high- to low-level output |  | 23 | 35 | ns |
| tPZH Output enable time to high level | See Figure 7 | 10 | 20 | ns |
| tPZL Output enable time to low level |  | 12 | 20 | ns |
| tPHZ Output disable time from high level | See Figure 7 | 20 | 35 | ns |
| tPLZ Output disable time from low level |  | 17 | 25 | ns |

## PARAMETER MEASUREMENT INFORMATION



Figure 1. Driver $\mathrm{V}_{\mathrm{OD}}$ and $\mathrm{V}_{\mathrm{OC}}$


TEST CIRCUIT


Figure 2. Receiver $\mathrm{V}_{\mathrm{OH}}$ and $\mathrm{V}_{\mathrm{OL}}$


VOLTAGE WAVEFORMS

NOTES: A. $\mathrm{C}_{\mathrm{L}}$ includes probe and jig capacitance.
B. The input pulse is supplied by a generator having the following characteristics: $\mathrm{PRR} \leq 1 \mathrm{MHz}, 50 \%$ duty cycle, $\mathrm{t}_{\mathrm{r}} \leq 6 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 6 \mathrm{~ns}$, $\mathrm{Z}_{\mathrm{O}}=50 \Omega$.

Figure 3. Driver Test Circuit and Voltage Waveforms


NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. The input pulse is supplied by a generator having the following characteristics: PRR $\leq 1 \mathrm{MHz}, 50 \%$ duty cycle, $\mathrm{t}_{\mathrm{r}} \leq 6 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 6 \mathrm{~ns}$, $Z_{O}=50 \Omega$.

Figure 4. Driver Test Circuit and Voltage Waveforms


NOTES: A. $\mathrm{C}_{\mathrm{L}}$ includes probe and jig capacitance.
B. The input pulse is supplied by a generator having the following characteristics: $\mathrm{PRR} \leq 1 \mathrm{MHz}, 50 \%$ duty cycle, $\mathrm{t}_{\mathrm{r}} \leq 6 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 6 \mathrm{~ns}$, $Z_{O}=50 \Omega$.

Figure 5. Driver Test Circuit and Voltage Waveforms


NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. The input pulse is supplied by a generator having the following characteristics: $\mathrm{PRR} \leq 1 \mathrm{MHz}, 50 \%$ duty cycle, $\mathrm{t}_{\mathrm{r}} \leq 6 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 6 \mathrm{~ns}$, $\mathrm{Z}_{\mathrm{O}}=50 \Omega$.

Figure 6. Receiver Test Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION



## VOLTAGE WAVEFORMS

NOTES: A. $C_{L}$ includes probe and jig capacitance.
$B$. The input pulse is supplied by a generator having the following characteristics: PRR $\leq 1 \mathrm{MHz}, 50 \%$ duty cycle, $\mathrm{t}_{\mathrm{r}} \leq 6 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 6 \mathrm{~ns}$, $Z_{O}=50 \Omega$.

Figure 7. Receiver Test Circuit and Voltage Waveforms

## TYPICAL CHARACTERISTICS



Figure 8

DRIVER
LOW-LEVEL OUTPUT VOLTAGE
vs
LOW-LEVEL OUTPUT CURRENT


Figure 9

DRIVER
DIFFERENTIAL OUTPUT VOLTAGE
vs
OUTPUT CURRENT


Figure 10

TYPICAL CHARACTERISTICS

RECEIVER
HIGH-LEVEL OUTPUT VOLTAGE VS
HIGH-LEVEL OUTPUT CURRENT


Figure 11

RECEIVER
LOW-LEVEL OUTPUT VOLTAGE
vS
LOW-LEVEL OUTPUT CURRENT


Figure 13

RECEIVER
HIGH-LEVEL OUTPUT VOLTAGE VS
FREE-AIR TEMPERATURE $\dagger$

†Only the $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ portion of the curve applies to the SN75176B.

Figure 12
RECEIVER
LOW-LEVEL OUTPUT VOLTAGE
VS
FREE-AIR TEMPERATURE


Figure 14

## TYPICAL CHARACTERISTICS



Figure 15

RECEIVER OUTPUT VOLTAGE vs
ENABLE VOLTAGE


Figure 16

APPLICATION INFORMATION


NOTE A: The line should be terminated at both ends in its characteristic impedance $\left(R_{T}=Z_{O}\right)$. Stub lengths off the main line should be kept as short as possible.

Figure 17. Typical Application Circuit

## IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent Tl deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

Tl assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. Tl's publication of information regarding any third party's products or services does not constitute Tl's approval, warranty or endorsement thereof.


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Falls within JEDEC MS-001


[^0]:    NOTE 3: Differential-input/output bus voltage is measured at the noninverting terminal A with respect to the inverting terminal B.

