## SN54LS682, SN54LS684, SN54LS685, SN54LS687, SN54LS688, SN74LS682, SN74LS684 THRU SN74LS688 8-BIT MAGNITUDE/IDENTITY COMPARATORS

#### SDLS008

D2617, JANUARY 1981 - REVISED MARCH 1988


- Compares Two-8-Bit Words
- Choice of Totem-Pole or Open-Collector Outputs
- Hysteresis at P and Q Inputs
- 'LS682 has 20-kΩ Pullup Resistors on the Q Inputs
- SN74LS686 and 'LS687 . . . JT and NT 24-Pin, 300-Mil Packages

TYPE	P = Q	P > 0	OUTPUT	OUTPUT	20-kΩ
	F = U	rzu	ENABLE	CONFIGURATION	PULLUP
'LS682	yes	yes	no	totem-pole	yes
'L\$684	yes	yes	no	totem-pole	no
'LS685	γ <b>е</b> 5	γes	na	open-collector	no
SN74LS686	yes	ves	yes	totem-pole	no
'LS687	yes	yes	yes	open-collector	no
'LS688	yes	no	yes	totem-pole	no

SN54LS687 . . . JT PACKAGE SN74LS686, SN74LS687 . . . DW OR NT PACKAGE (TOP VIEW)


> P>Q | 1 | 24 | VCC G1 | 2 | 23 | G2 P0 | 3 | 22 | P=Q O0 | 4 | 21 | Q7 P1 | 5 | 20 | P7 Q1 | 6 | 19 | NC NC | 7 | 18 | Q6 P2 | 8 | 17 | P6 Q2 | 9 | 16 | Q5 P3 | 10 | 15 | P5 Q3 | 11 | 14 | Q4 GND | 12 | 13 | P4

\$N54L\$687 . . . FK PACKAGE (TOP VIEW)




NC-No internal connection

\$N54L\$682, \$N54L\$684, \$N54L\$685 . . . J PACKAGE \$N74L\$682, \$N74L\$684, \$N74L\$685 . . . DW OR N PACKAGE (TOP VIEW)




SN54LS682, SN54LS684, SN54LS685 . . . FK PACKAGE (TOP VIEW)




SN54LS688 . . . J PACKAGE SN74LS688 . . . DW OR N PACKAGE

(TOP VIEW)



SN54LS688 . . . FK PACKAGE (TOP VIEW)



#### SN54LS682, SN54LS684, SN54LS685, SN54LS687, SN54LS688 SN74LS682, SN74LS684 THRU SN74LS688 8-BIT MAGNITUDE/IDENTITY COMPARATORS

#### description


These magnitude comparators perform comparisons of two eight-bit binary or BCD words. All types provide  $\overline{P}=\overline{Q}$  outputs and all except 'LS688 provide  $\overline{P}>\overline{Q}$  outputs as well. The 'LS682, 'LS684, 'LS685, and 'LS688 have totem-pole outputs, while the 'LS685 and 'LS687 have open-collector outputs. The 'LS682 features 20-k $\Omega$  pullup termination resistors on the Q inputs for analog or switch data.

#### **FUNCTION TABLE**

	INPUTS		OUTI	PUTS
DATA	ENAB	ES	₽ <b>–</b> α	P>Q
P, Q	Ğ, <u>G1</u>	G2	, - 4	.,,
P=Q	L	Х	L	н
P>Q	×	Ļ	н	L
P <q< td=""><td>X</td><td>×</td><td>н</td><td>Н_</td></q<>	X	×	н	Н_
P = Q	Н	X	Н	Н
P>Q	×	Н	н	Н
×	Н	] н	н	н

- NOTES: 1. The last three lines of the function table applies only to the devices having enable inputs, i.e., 'LS686 thru 'LS688.
  - 2. The  $\overline{P < Q}$  function can be generated by applying the  $\overline{P Q}$  and  $\overline{P > Q}$  outputs to a 2-input NAND gate.
  - 3. For 'LS686 and 'LS687,  $\overline{G}$ 1 enables  $\overline{P} = \overline{Q}$  and  $\overline{G}$ 2 enables  $\overline{P} > \overline{Q}$ .


#### logic symbols†



 $^{\dagger}$ These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for DW, J, JT, N, and NT packages.


#### logic symbols† (continued) 'LS687 'LS688 COMP COMP 12) ãi. P0 (2) G1 Ğ2 (23) ► G2 ە □ (3) P1 (4) PO. ים דו (5) (6) P2 -(8) P3 (B) P2 -P4 (11) (10) P3 (13) (13) P5 -1151 (22) P=0 (15) P5 -1₽=0 ☆ P6 -P6 [17] P7 (17) (19) P=Q رد 🛚 P7 (20) 1P=Q ք 7 00 (3) [] Or (4) 01 (5) Q0-Πο, Q1 (6) Q2 (7) Q2 (9) Q3 (9) (1) 03 (11) 2P -Q Q 04 (12) ٥, (14) Q Q5 (16) Q4-Q5 (16) Q6• 06 (18) 07 (18) 07- (21)

#### schematics of inputs and outputs



<sup>&</sup>lt;sup>†</sup>These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for DW, J, JT, N, and NT packages.


'LS682, 'LS684, 'LS685 logic diagram (positive logic)



Pin numbers shown are for DW, J, and N packages.




#### 'LS686, 'LS687 logic diagram (positive logic)



Pin numbers shown are for DW, JT, and NT packages.



#### 'LS688 logic diagram (positive logic)



Pin numbers shown are for DW, J, and N packages.

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	7 V
Input voltage: Q inputs of 'LS682	, <b>5</b> .5 V
All other inputs	
Off-state output voltage: 'LS685, 'LS687	
Operating free-air temperature range:	
SN54LS682, SN54LS684, SN54LS685, SN54LS687, SN54LS688	-55°C to 125°C
SN74LS682, SN74LS684 thru SN74LS688	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.



### SN54LS682, SN54LS684, SN54LS688 SN74LS682, SN74LS684, SN74LS686, SN74LS688 8-BIT MAGNITUDE/IDENTITY COMPARATORS WITH TOTEM-POLE OUTPUTS

#### recommended operating conditions

	5	SN54LS'				SN74LS'		
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Supply voltage, VCC	4.5	5	5.5	4.85	5	5.25	>	
High-level output current, IOH			-400			-400	μΑ	
Low-level output current, IOL			12			24	mΑ	
Operating free-air temperature, TA	- 55		125	0		70	°C	

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER						SN54LS	S'	S	N74LS	•	UNIT
	PARAMETER			TEST CONDITIONST			MAX	MIN	TYP‡	MAX	UNII
V <sub>IH</sub>	High-level inpu	ut voltage			2			2			V
VIL	Low-level inpu	ut voltage					0.7			0.8	V
	. Hysteresis	P or Q inputs	V <sub>CC</sub> = MIN			0.4			0.4		٧
VIK	Input clamp v	oltage	VCC = MIN.	i <sub>I</sub> = -18 mA			-1.5			- 1.5	>
Voн	High-level out	put voltage	V <sub>CC</sub> = MIN, V <sub>IL</sub> = V <sub>IL</sub> max,	$V_{1H} = 2 V$ , $I_{OH} = -400 \mu A$	2.5			2.7			>
V <sub>OL</sub>	Low-level out	out voltage	$V_{CC} = MIN,$ $V_{IH} = 2 V,$	IOL = 12 mA		0.25	0.4		0.25	0.4	· ·
		Vil = \		iOL = 24 mA					0.35	0.5	
h	Input current	Q inputs, 'LS682	VCC = MAX,	V <sub>1</sub> = 5.5 V			0.1			0.1	mA
'I		All other inputs	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 7 V			J.1				
ΊΗ	High-level inp	ut current	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 2.7 V			20			20	μA
Ι <sub>ΙL</sub>		Q inputs, 'LS682' All other inputs	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 0.4 V			-0.4 -0.2			-0.4 -0.2	mA
los§	Short-circuit o	output current	VCC = MAX,	V <sub>O</sub> = 0	- 20		- 100	- 20		- 100	mA
		'LS682				42	70		42	70	
loc	Supply curren	'LS684	Voc - MAY	See Note 1		40	65		40	65	mA
CC	Supply cutten	'LS686	V <sub>CC</sub> = MAX,	Sec Mote I		44	75		44	75	] ""
		'LS688	,	İ		40	65		40	65	

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate values specified under recommended operating conditions.

 $<sup>^{\</sup>ddagger}$  All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.

Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 1: ICC is measured with any G inputs grounded, all other inputs at 4.5 V, and all outputs open.

#### SN54LS682, SN54LS684, SN54LS688 SN74LS682, SN74LS684, SN74LS686, SN74LS688 8-BIT MAGNITUDE/IDENTITY COMPARATORS WITH TOTEM-POLE OUTPUTS

#### switching characteristics, VCC = 5 V, TA = 25°C

PARAMETER†	FROM	TO	TEST	'LS68	2	'LS68	4	'LS68	6	'LS68	8	UNIT				
LANAMETER.	(INPUTS)	(OUTPUT)	CONDITIONS	MIN TYP	MAX	MIN TYP	MAX	MIN TYP	MAX	MIN TYP	MAX	UNIT				
t <sub>PLH</sub>	P	P≖Q	•	13	25	15	25	13	25	12	18					
t <sub>PHL</sub>		1		15	25	17	25	20	30	17	23	ns				
<sup>t</sup> PLH	α	$\overline{P} = \overline{Q}$		14	25	16	25	13	25	12	18					
tPHL_	<u> </u>	r = Q	R <sub>L</sub> = 667 Ω, C <sub>L</sub> = 45 pF, All other inputs low,	p eez o	15	25	15	25	21	30	17	23	ns 3			
tPLH.	G, G1	P≡O						11	20	12	18	ns				
<sup>t</sup> PHL	G, G1							19	30	13	20	20				
tPLH	Р	P>Q						20	30	22	30	19	30			
tPHL	<u>-</u>	r>u			15 301 17 301 15	30			ns							
†PLH	0	P>0	See Note 2	21	30	24	30	18	30			-				
tPHL	u	P>Q		19	30	20	30	19	30			ns				
<sup>t</sup> PLH	Ğ2	P>Q				<u>-</u>		21	30							
tpHI	<u> </u>		P>Q					16	25			ns				

 $<sup>^{\</sup>dagger}$ tpLH = propagation delay time, low-to-high-level outputs; tpHL = propagation delay time, high-to-low-level output. NOTE 2: Load circuits and voltage waveforms are shown in Section 1.

#### SN54LS685, SN54LS687 SN74LS685, SN74LS687, SN74LS688 8-BIT MAGNITUDE/IDENTITY COMPARATORS WITH TOTEM-POLE OUTPUTS

#### recommended operating conditions

		SN54LS'			SN74LS'			
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Supply voltage, VCC	4.5	5	5.5	4.85	5	5.25	V	
High-level output current, VOH			5.5			5.5	V	
Low-level output current, IQL			12			24	mA	
Operating free-air temperature, TA	- 55		125	0		70	°C	

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	DARAMETER		uziona!	5	N54L	3'	s	•	UNIT	
	PARAMETER	TEST CONE	MIN	TYP	MAX	MIN	TYP	MAX	ONIT	
ViH	High-level input voltage			2			2			٧
VIL	Low-level input voltage					0.7			8.0	V
V <sub>T+</sub> - `	VT _ Hysteresis P or Q inputs	VCC = MIN			0.4			0.4		٧
VIK	Input clamp voltage	V <sub>CC</sub> = MIN,	$l_{\parallel} = -18 \text{ mA}$			- 1.5			-1.5	V
Іон	High-level output voltage	V <sub>CC</sub> = MIN, V <sub>IL</sub> = V <sub>IL</sub> max,	V <sub>IH</sub> = 2 V, V <sub>OH</sub> = 5.5 V			250			100	μА
Vol	Low-level output voltage	$V_{CC} = MIN,$ $V_{IH} = 2 V,$	I <sub>OL</sub> = 12 mA		0.25	0.4		0.25	0.4	v
- OL	as in love surput valuage	VIL = VILmax	l <sub>OL</sub> = 24 mA					0.35	0.5	1
_l <sub>1</sub>		VCC = MAX,	V <sub>1</sub> = 7 V			0.1			0.1	mA
Ξ	High-level input current	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 2.7 V			20			20	μΑ
I <sub>IL</sub>	Low-level input current	V <sub>CC</sub> ≈ MAX,	V <sub>1</sub> = 0.4 V			-0.2			-0.2	mA
loo	Supply 'LS685	V MAY	Can Nasa 1		40	65		40	65	mA
lcc	current 'LS687	$V_{CC} = MAX,$	See Note 1		44	75		44	75	IIIA

 $<sup>^{\</sup>dagger}$  For conditions shown as MIN or MAX, use the appropriate values specified under recommended operating conditions.

 $<sup>^{\</sup>ddagger}$ All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C. NOTE 1: I<sub>CC</sub> is measure with any  $\overline{G}$  inputs grounded, all other inputs at 4.5 V, and all outputs open.

# SN54LS685, SN54LS687 SN74LS685, SN74LS687 8-BIT MAGNITUDE/IDENTITY COMPARATORS WITH OPEN-COLLECTOR OUTPUTS

#### switching characteristics, VCC = 5 V, TA = 25 °C

PARAMETER	FROM	то	7507 00101710110		'LS685			'LS687		UNIT	
PANAIVIETEN	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	ONT	
tPLH .	P	P=Q			30	45		24	35		
†PHL	r	)			19	35		20	30	ns	
tPLH.	Q	P≂Œ			24	45		24	35		
<sup>t</sup> PHL	<u>u</u>	r≈u.	F≅U	8. 663.6		23	35		20	30	ns
tPLH	Ğ, Ğ1	P=Q	$R_L \simeq 667 \Omega$		21	35					
<b>TPHL</b>	9, 91	]	Cլ = 45 pF,					18	30	ns	
t <sub>PLH</sub>	ρ		P>0	All other		32	45		24	35	ns
<sup>†</sup> PHL	P	) P>u	inputs low,		16	35		16	30	115	
t <sub>PLH</sub>	a	P>Q	See Note 2		30	45		24	35		
tPHL	u	) P>u	_		20	35		16	30	ns	
tPLH	<u>G</u> 2	B. C						24	35		
<sup>†</sup> PHL	GΣ	P>0						15	30	ns	

 $<sup>^{\</sup>dagger}$ tpLH = propagation delay time, low-to-high-level outputs; tpHL = propagation delay time, high-to-low-level output. NOTE 2: Load circuits and voltage waveforms are shown in Section 1.

#### IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated