
SDLS130 - DECEMBER 1972 - REVISED MARCH 1988

- Perform Fixed-Rate or Variable-Rate Frequency Division
- For Applications in Arithmetic, Radar, Digital-to-Analog (D/A), Analog-to-Digital (A/D), and other Conversion Operations
- Typical Maximum Clock Frequency ... 32 Megahertz

#### description

These monolithic, fully synchronous, programmable counters utilize Series 54/74 TTL circuitry to achieve 32-megahertz typical maximum operating frequencies. These six-bit serial binary counters feature buffered clock, clear, and enable inputs to control the operation of the counter, and a strobe input to enable or inhibit the rate input/decoding AND-OR-INVERT gates. The outputs have additional gating for cascading and transferring unity-count rates.




The counter is enabled when the clear, strobe, and enable inputs are low. With the counter enabled, the output frequency is equal to the input frequency multiplied by the rate input M and divided by 64, ie.:

$$f_{out} = \frac{M \cdot f_{in}}{64}$$
  
where:  $M = F \cdot 2^5 + E \cdot 2^4 + D \cdot 2^3 + C \cdot 2^2 + B \cdot 2^1 + A \cdot 2^0$ 

When the rate input is binary 0 (all rate inputs low), Z remains high. In order to cascade devices to perform 12-bit rate multiplication, the enable output is connected to the enable and strobe inputs of the next stage, the Z output of each stage is connected to the unity/cascade input of the other stage, and the sub-multiple frequency is taken from the Y output.

The unity/cascade input, when connected to the clock input, may be utilized to pass the clock frequency (inverted) to the Y output when the rate input/decoding gates are inhibited by the strobe. The unity/cascade input may also be used as a control for the Y output.

#### logic symbol<sup>†</sup>



<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1988, Texas Instruments Incorporated

SDLS130 - DECEMBER 1972 - REVISED MARCH 1988

#### schematics of inputs and outputs



STATE AND/OR RATE FUNCTION TABLE (See Note A)

				INPUTS						OUTPUTS				
			в	INA	AR	r R	АТ	E			LOGIC LEVEL OR NUMBER OF PULSES			
									NUMBER OF	UNITY/				
CLEAR	ENABLE	STROBE	в5	B4	в3	B2	B1	<b>B0</b>	CLOCK PULSES	CASCADE	Y	Ζ	ENABLE	NOTES
н	Х	н	X	х	X	Х	Х	Х	X	н	L	н	н	В
L	L	L	L	L	L	L	L	L	64	н	L	н	1	С
L	L	L	L	L	L	L	L	н	64	н	1	1	1	С
L	L	L	L	L	L	L	н	L	64	н	2	2	1	C
ί L	L	L	L	L	L	н	L	Ł	64	н	4	4	1	С
L	L	L	L	L	н	L	L	L	64	н	8	8	1	С
L L	L	L	L	н	L	L	L	L	64	н	16	16	1	C
L	L	L	н	L	L	L	L	L	64	н	32	32	1	с
L	L	L	н	н	н	н	н	н	64	н	63	63	1	С
L	L	L	н	н	н	Н	н	н	64	L	Н	63	1	D
L	L	L	н	L	н	L	L	L	64	Н	40	40	1	E

NOTES: A. H = high level, L = low level, X = irrelevant. All remaining entries are numeric counts.

B. This is a simplified illustration of the clear function. The states of clock and strobe can affect the logic level of Y and Z. A low unity/cascade will cause output Y to remain high.

C. Each rate illustrated assumes a constant value at rate inputs; however, these illustrations in no way prohibit variable-rate inputs.


D. Unity/cascade is used to inhibit output Y.

E. 
$$f_{out} = \frac{M \cdot f_{in}}{64} = \frac{(8+32) f_{in}}{64} = \frac{40 f_{in}}{64} = 0.625 f_{in}$$



SDLS130 - DECEMBER 1972 - REVISED MARCH 1988

logic diagram (positive logic)





SDLS130 - DECEMBER 1972 - REVISED MARCH 1988

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 1)			 7V
Input voltage			 5.5 V
Operating free-air temperature range:	SN5497 (see	ee Note 2)	 —55°C to 125°C
	SN7497 .		 0°C to 70°C
Storage temperature range			 

### recommended operating conditions

			SI	15497		UNIT		
		MIN	NON	MAX	MIN	NOM	MAX	
Supply voltage, V <sub>CC</sub>		4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH				400			-400	μA
Low-level output current, IOL		1		16			16	mA
Clock frequency, f <sub>clock</sub>		0		25	0		25	MHz
Width of clock pulse, tw(clock)		20			20			ns
Width of clear pulse, tw(clear)		15			15			ns
Enable setup time, t <sub>su</sub> :	(See Figure 1)	Ι						
Before positive-going transition of clock pulse		25	I		25			ns
Before negative-going transition of previous clock pulse		0	I	tw(clock)-10	0		tw(clock)-10	
Enable hold time, th:	(See Figure 1)				1			
After positive-going transition of clock pulse		0	1	tw(clock)-10	0		tw(clock)-10	ns
After negative-going transition of previous clock pulse		20	)	t <sub>cp</sub> -10	20		t <sub>cp</sub> -10	
Operating free-air temperature, T <sub>A</sub> (See Note 2)		55		125	0		70	0°C

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CO	MIN	τγρ‡	MAX	UNIT		
VIH	High-level input voltage			2			V	
VIL	Low-level input voltage						0.8	V
VIK	Input clamp voltage	V <sub>CC</sub> = MIN,	I∣ = −12 mA			-1.5	V	
			$V_{CC} = MIN,  V_{IH} = 2V,$		2.4	3.4		V
VOH	High-level output voltage	V <sub>IL</sub> = 0.8 V,	I <sub>OH</sub> =400 μA	2.4	v			
		$V_{CC} = MIN, V_{IH} = 2V,$		0.2	0.4	V		
VOL	Low-level output voltage			l <sub>OL</sub> = 16 mA	1	0.2	0	
1	Input current at maximum input voltage	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 5.5 V			1	mA	
		clock input	Vee - MAX	V1 = 2.4 V			80	μA
ЧH	High-level input current	other inputs	$-V_{CC} = MAX,$	V   - 2.4 V			40	
		clock input	No - MAX	V1 = 0.4 V			-3.2	- mA
ΗL	Low-level input current	$V_{CC} = MAX,$	V] - 0.4 V			-1.6		
los	Short circuit output current§		V <sub>CC</sub> = MAX		-18		-55	mA
ССН	Supply current, outputs high		V <sub>CC</sub> = MAX,	See Note 3		58		mA
ICCL	Supply current, outputs low		V <sub>CC</sub> = MAX,	See Note 4		80	120	mA

<sup>†</sup> For test conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup>All typical values are at  $V_{CC} = 5 V$ ,  $T_A = 25^{\circ}C$ .

\$ Not more than one output should be shorted at a time.

- NOTES: 1. Voltage values are with respect to network ground terminal.
  - 2. An SN5497 in the W package operating at free-air temperatures above  $118^{\circ}$ C requires a heat sink that provides a thermal resistance from case to free-air,  $R_{\theta CA}$ , of not more than 55°C/W.
  - 3. ICCH is measured with outputs open and all inputs grounded.
  - 4. I<sub>CCL</sub> is measured with outputs open and all inputs at 4.5 V.



SDLS130 - DECEMBER 1972 - REVISED MARCH 1988

PARAMETER <sup>†</sup>	FROM INPUT	TO OUTPUT	TEST CONDITIONS	MIN	ТҮР	МАХ	UNIT
f <sub>max</sub>				25	32		MHz
<sup>t</sup> PLH	Enable	Enable	7		13	20	ns
<sup>t</sup> PHL	Lilable	Enable			14	21	
tPLH	Strobe	z			12	18	ns
<b>tPHL</b>	JUODE	2			15	23	
<sup>t</sup> PLH	Clock	Y	7		26	39	ns
<sup>t</sup> PHL	CIOCK	•	4		20	30	
tPLH	Clock	z			12	18	
<sup>t</sup> PHL	CIOCK	-			17	26	
tPLH	Rate	z	CL = 15 pF,		6	10	ns
<sup>t</sup> PHL	Hate		R <sub>L</sub> = 400 Ω,		9	14	<b></b>
<b>tPLH</b>	Unity/Cascade	Y	See Figure 1		9	14	ns
<sup>t</sup> PHL	onity/obsedde		-		6	10	ns ns
<sup>t</sup> PLH	Strobe	Y			19	30	
<sup>t</sup> PHL	Strobe	•			22	33	
ΨLΗ	Clock	Enable			19	30	
<sup>t</sup> PHL	CIOCK	Enable			22	33	
<sup>t</sup> PLH	Clear	Y			24	36	ns
<sup>t</sup> PHL	- Cical	Z			15	23	
<sup>t</sup> PLH	Any Rate Input	Y			15	23	ns
<sup>t</sup> PHL		•			15	23	

### switching characteristics, $V_{CC} = 5 V$ , $T_A = 25^{\circ}C$ , N = 10


 $^{\dagger}f_{max} \equiv maximum clock frequency.$ 

 $t_{PLH} \equiv propagation delay time, low-to-high-level output.$ 

 $t_{PHL} \equiv propagation delay time, high-to-low-level output.$ 

### TYPICAL APPLICATION DATA

This application demonstrates how the '97 can be cascaded to perform 18-bit rate multiplication. This scheme is expandable to n-bits by extending the pattern illustrated.




As illustrated, two of the 6-bit multipliers can be cascaded by connecting the Z output of unit A to the unity cascade input of unit B, in which case, a two-input NOR gate is used to cascade the remaining multipliers. Alternatively, all three Y outputs can be cascaded with a 3-input NOR gate. The three unused unity cascade inputs can be conveniently terminated by connecting each to its Z output.



SDLS130 - DECEMBER 1972 - REVISED MARCH 1988

### PARAMETER MEASUREMENT INFORMATION



- 1. Unity/Cascade and pin 2 (rate input), other inputs are low. Clear the counter and apply clock and enable pulse as illustrated.
- Setup and hold times are illustrated for enabling a single clock pulse (count). Continued application of the enable function will enable subsequent clock pulse (counts) until disabling occurs (enable goes high). The total number of counts will be determined by the total number of positive-going clock transition enabled.

NOTES: A. The input pulse generator has the following characteristics:  $t_{w(clock)} = 20$  ns,  $t_{TLH} \le 10$  ns,  $t_{THL} \le 10$  ns, PRR = 1 MHz,  $Z_{out} \approx 50 \Omega$ .


- B.  $C_{L}$  includes probe and jig capacitance.
- C. All diodes are 1N3064 or equivalent.

FIGURE 1-SWITCHING TIMES




SDLS130 - DECEMBER 1972 - REVISED MARCH 1988

### PARAMETER MEASUREMENT INFORMATION




Unity/cascade and rate inputs are high, other inputs are low, and flip-flops are at any count other than maximum.

PROPAGATION DELAY TIMES, CLOCK TO Z AND Y, AND STROBE INPUT TO Z AND Y




Flip-flops are at a count so that all other inputs to the gate under test are high and all other inputs, including other rate inputs, are low.

> PROPAGATION DELAY TIMES, RATE INPUT TO Z



Output Z is high.

PROPAGATION DELAY TIMES, UNITY/CASCADE INPUT TO Y



Flip-flops are at the maximum count. Other inputs are low.

PROPAGATION DELAY TIMES, ENABLE INPUT TO ENABLE OUTPUT

- NOTES: A. The input pulse generator has the following characteristics:  $t_{w(clock)} = 20$  ns,  $t_{TLH} \le 10$  ns,  $t_{THL} \le 10$  ns, PRR = 1 MHz,  $Z_{out} \approx 50 \ \Omega$ .
  - B. CL includes probe and jig capacitance.
  - C. All diodes are 1N3064 or equivalent.

FIGURE 1-SWITCHING TIMES (CONTINUED)



Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
SN5497J	ACTIVE	CDIP	J	16	1	TBD	A42 SNPB	N / A for Pkg Type
SN7497N	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN7497N	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN7497N3	OBSOLETE	PDIP	Ν	16		TBD	Call TI	Call TI
SN7497N3	OBSOLETE	PDIP	Ν	16		TBD	Call TI	Call TI
SN7497NE4	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN7497NE4	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SNJ5497J	ACTIVE	CDIP	J	16	1	TBD	A42 SNPB	N / A for Pkg Type
SNJ5497J	ACTIVE	CDIP	J	16	1	TBD	A42 SNPB	N / A for Pkg Type

### PACKAGING INFORMATION

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

J (R-GDIP-T\*\*) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

# N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DLP® Products	www.dlp.com	Broadband	www.ti.com/broadband
DSP	dsp.ti.com	Digital Control	www.ti.com/digitalcontrol
Clocks and Timers	www.ti.com/clocks	Medical	www.ti.com/medical
Interface	interface.ti.com	Military	www.ti.com/military
Logic	logic.ti.com	Optical Networking	www.ti.com/opticalnetwork
Power Mgmt	power.ti.com	Security	www.ti.com/security
Microcontrollers	microcontroller.ti.com	Telephony	www.ti.com/telephony
RFID	www.ti-rfid.com	Video & Imaging	www.ti.com/video
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2009, Texas Instruments Incorporated