SCLS115A - DECEMBER 1982 - REVISED JANUARY 1996


- AND-Gated (Enable/Disable) Serial Inputs
- Fully Buffered Clock and Serial Inputs
- Direct Clear
- Package Options Include Plastic Small-Outline (D) and Ceramic Flat (W)
 Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J)
 300-mil DIPs

description


These 8-bit shift registers feature AND-gated serial inputs and an asynchronous clear (CLR) input. The gated serial (A and B) inputs permit complete control over incoming data; a low at either input inhibits entry of the new data and resets the first flip-flop to the low level at the next clock (CLK) pulse. A high-level input enables the other input, which then determines the state of the first flip-flop. Data at the serial inputs can be changed while CLK is high or low, provided the minimum setup time requirements are met. Clocking occurs on the low-to-high-level transition of CLK.

The SN54HC164 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74HC164 is characterized for operation from -40°C to 85°C.

SN54HC164 . . . J OR W PACKAGE SN74HC164 . . . D OR N PACKAGE (TOP VIEW)



SN54HC164 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

FUNCTION TABLE

	INPU	JTS	C	UTPUT	S			
CLR	CLK	Α	В	Q_{A}	$Q_B \dots Q_H$			
L	Х	Χ	Χ	L	L	L		
Н	L	Χ	X	Q _{A0}	Q_{B0}	Q _{H0}		
Н	\uparrow	Н	Н	Н	Q_{An}	Q_Gn		
Н	\uparrow	L	Χ	L	Q_{An}	Q_Gn		
Н	\uparrow	Χ	L	L	Q_{An}	Q_Gn		

 Q_{A0} , Q_{B0} , Q_{H0} = the level of Q_A , Q_B , or Q_H , respectively, before the indicated steady-state input conditions were established


Q_{An}, Q_{Gn} = the level of Q_A or Q_G before the most recent
↑ transition of CLK: indicates a 1-bit shift



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




logic symbol[†]




 $[\]dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, J, N, and W packages.

logic diagram (positive logic)



Pin numbers shown are for the D, J, N, and W packages.

typical clear, shift, and clear sequence



absolute maximum ratings over operating free-air temperature range†

Supply voltage range, V _{CC}	0.5 V to 7 V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$) (see Note 1)	±20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$) (see Note 1)	±20 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±25 mA
Continuous current through V _{CC} or GND	±50 mA
Maximum power dissipation at $T_A = 55^{\circ}$ C (in still air) (see Note 2): D package	1.25 W
N package	· 1.1 W
Storage temperature range. T _{stg}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero.



SN54HC164, SN74HC164 8-BIT PARALLEL-OUT SERIAL SHIFT REGISTERS

SCLS115A - DECEMBER 1982 - REVISED JANUARY 1996

recommended operating conditions

			SI	154HC16	64	SN74HC164		UNIT	
			MIN	NOM	MAX	MIN	NOM	MAX	UNII
VCC	Supply voltage		2	5	6	2	5	6	V
		V _{CC} = 2 V	1.5			1.5			
V_{IH}	High-level input voltage	V _{CC} = 4.5 V	3.15			3.15			V
		V _{CC} = 6 V	4.2			4.2			
VIL	Low-level input voltage	V _{CC} = 2 V	0		0.5	0		0.5	
		V _{CC} = 4.5 V	0		1.35	0		1.35	V
		V _{CC} = 6 V	0		1.8	0		1.8	
٧ _I	Input voltage		0		VCC	0		VCC	V
٧o	Output voltage		0		VCC	0		VCC	V
		V _{CC} = 2 V	0		1000	0		1000	
tt†	Input transition (rise and fall) time	V _{CC} = 4.5 V	0		500	0		500	ns
		V _{CC} = 6 V	0		400	0		400	
TA	Operating free-air temperature	-	-55		125	-40		85	°C

[†] If this device is used in the threshold region (from V_{IL}max = 0.5 V to V_{IH}min = 1.5 V), there is a potential to go into the wrong state from induced grounding, causing double clocking. Operating with the inputs at t_t = 1000 ns and V_{CC} = 2 V will not damage the device; however, functionally, the CLK inputs are not ensured while in the shift, count, or toggle operating modes.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS		Vaa	T _A = 25°C			SN54HC164		SN74HC164		UNIT
PARAMETER	1251 CC	MUITIONS	vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
			2 V	1.9	1.998		1.9		1.9		
^V OH		I _{OH} = -20 μA	4.5 V	4.4	4.499		4.4		4.4		
	VI = VIH or VIL		6 V	5.9	5.999		5.9		5.9		V
		I _{OH} = -4 mA	4.5 V	3.98	4.3		3.7		3.84		
		$I_{OH} = -5.2 \text{ mA}$	6 V	5.48	5.8		5.2		5.34		
	VI = VIH or VIL	I _{OL} = 20 μA	2 V		0.002	0.1		0.1		0.1	V
			4.5 V		0.001	0.1		0.1		0.1	
VOL			6 V		0.001	0.1		0.1		0.1	
		I _{OL} = 4 mA	4.5 V		0.17	0.26		0.4		0.33	
		$I_{OL} = 5.2 \text{ mA}$	6 V		0.15	0.26		0.4		0.33	
lį	$V_I = V_{CC}$ or 0		6 V		±0.1	±100		±1000		±1000	nA
Icc	$V_I = V_{CC}$ or 0,	IO = 0	6 V			8		160		80	μΑ
Ci			2 V to 6 V		3	10		10		10	pF

SCLS115A - DECEMBER 1982 - REVISED JANUARY 1996

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

			V	T _A = :	25°C	SN54F	IC164	SN74F	SN74HC164	
			Vcc	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
	f _{clock} Clock frequency		2 V	0	6	0	4.2	0	5	
fclock			4.5 V	0	31	0	21	0	25	MHz
		6 V	0	36	0	25	0	28		
t _W Pulse duration		2 V	100		150		125			
		CLR low	4.5 V	20		30		25		ns
	Dulas duration		6 V	17		25		21		
	Pulse duration	CLK high or low	2 V	80		120		100		
			4.5 V	16		24		20		
			6 V	14		20		18		
		Data	2 V	100		150		125		ns
			4.5 V	20		30		25		
۱.	Setup time before CLK↑		6 V	17		25		21		
t _{su}	Setup time before CLN		2 V	100		150		125		
		CLR inactive	4.5 V	20		30		25		
			6 V	17		25		21		
			2 V	5		5		5		ns
th	Hold time, data after CLK↑		4.5 V	5		5		5		
			6 V	5		5		5		

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)


DADAMETED	FROM TO			FROM TO YOU TA = 25°C		;	SN54H	IC164	SN74HC164		UNIT
PARAMETER	(INPUT)	(OUTPUT)	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
			2 V	6	10		4.2		5		
f _{max}			4.5 V	31	54		21		25		MHz
			6 V	36	62		25		28		
			2 V		140	205		295		255	55
^t PHL	CLR	Any Q	4.5 V		28	41		59		51	
			6 V		24	35		51		46	no
			2 V		115	175		265		220	ns
^t pd	CLK	Any Q	4.5 V		23	35		53		44	
•			6 V		20	30		45		38	
			2 V		38	75		110		95	
t _t			4.5 V		8	15		22		19	ns
			6 V		6	13		19		16	

operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	No load	135	pF



PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and test-fixture capacitance.

- B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_{\Omega} = 50 \Omega$, $t_{r} = 6$ ns, $t_{f} = 6$ ns.
- C. For clock inputs, f_{max} is measured when the input duty cycle is 50%.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.


TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated

N (R-PDIP-T**)

16 PINS SHOWN

PLASTIC DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Falls within JEDEC MS-001 (20-pin package is shorter than MS-001).