- Designed Specifically for High-Speed: Memory Decoders
 Data Transmission Systems
- Two Fully Independent 2- to 4-Line Decoders/Demultiplexers
- Schottky Clamped for High Performance

description

These Schottky-clamped TTL MSI circuits are designed to be used in high-performance memory-decoding or data-routing applications requiring very short propagation delay times. In high-performance memory systems, these decoders can be used to minimize the effects of system decoding. When employed with high-speed memories utilizing a fast-enable circuit, the delay times of these decoders and the enable time of the memory are usually less than the typical access time of the memory. This means that the effective system delay introduced by the Schottky-clamped system decoder is negligible.

The circuit comprises two individual two-line to four-line decoders in a single package. The active-low enable input can be used as a data line in demultiplexing applications.


All of these decoders/demultiplexers feature fully buffered inputs, each of which represents only one normalized load to its driving circuit. All inputs are clamped with high-performance Schottky diodes to suppress line-ringing and to simplify system design. The SN54LS139A and SN54S139 are characterized for operation range of $-55\,^{\circ}\text{C}$ to $125\,^{\circ}\text{C}$. The SN74LS139A and SN74S139A are characterized for operation from $0\,^{\circ}\text{C}$ to $70\,^{\circ}\text{C}$.

FUNCTION TABLE


INP	CUTPUTS						
ENABLE	SELECT		·				
G	8	Α	YO	Υ1	Y2	Υ3	
Н	Х	Х	Н	Н	Н	Н	
Ļ	L	L	Ļ	Н	Н	Н	
L	L	Н	Н	L	Н	Н	
L	н	L	Н	н	L	Н	
L	н	Н	Н	Н	Н	L	

H = high level, L = low level, X = irrelevant

SN54LS139A, SN54S139 . . . J OR W PACKAGE SN74LS139A, SN74S139A . . . D OR N PACKAGE (TOP VIEW)




\$N54L\$139A, \$N54\$139 . . . FK PACKAGE (TOP VIEW)



NC-No internal connection

logic symbols (alternatives)†




[†]These symbols are in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, N, and W packages.




SN54LS139A, SN54S139, SN74LS139A, SN74S139A DUAL 2-LINE TO 4-LINE DECODERS/DEMULTIPLEXERS

logic diagram (positive logic)



Pin numbers shown are for D, J, N, and W packages.

schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (See Note 1)	
Input voltage: 1.S139A 7 V	
54\$139, 74\$139A, 5.5 V	
Operating free-air temperature range: SN54LS139A, SN54S13955°C to 125°C	
SN74LS139A, SN74S139A 0° C to 70°C	
Storage temperature range	

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

		SN	SN54LS139A			SN74LS139A			
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Vcc	Supply voltage	4.5	5	5.5	4.75	5	5.25	V	
V _{IH}	High-level input voltage	2			2			V	
V _{IL}	Low-level input voltage			0.7			0.8	V	
Іон	High-level output current			-0.4			-0.4	mA	
loL	Low-level output current			4			8	mA	
TA	Operating free-air temperature	- 55		125	0		70	°C	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS †		SN54LS139A			SI				
	TEST CONDITIONS			MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
VIK	V _{CC} = MIN,	$I_{ } = -18 \text{ mA}$	· · · · · · · · · · · · · · · · · · ·		-	-1.5			- 1.5	V
Vон	V _{CC} = MIN, I _{OH} = -0.4 mA	V _{IH} = 2 V,	VIL = MAX,	2.5	3.4		2.7	3.4		٧
YoL	V _{CC} = MiN,	V _{IH} = 2 V,	I _{OL} = 4 mA	<u> </u>	0.25	0.4		0.25	0.4	V
	VIL = MAX	<u>.</u>	IOL = 8 mA					0.35	0.5	
11	V _{CC} = MAX,	V ₁ = 7 V		+		0.1			0.1	mA
lн	V _{CC} = MAX,	V _I = 2.7 V				20			20	μА
I _{IL}	V _{CC} = MAX,	V _I = 0.4 V				-0.4			-0.4	mA
los §	V _{CC} = MAX			- 20		- 100	- 20		100	mΑ
lcc	VCC = MAX,	Outputs enable	d and open		6.8	11		6.8	11	mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics, VCC = 5 V, TA = 25 °C (see Note 2)

PARAMETER T	FROM TO (INPUT)		LEVELS OF DELAY	TEST CONDITIONS	SN SN	UNIT		
	(1141 017	(0017017	OI DEEA		MIN	TYP	MAX] [
t _{PLH}			2			13	20	ns
tPHL	Binary	0	-			22	33	ns
tPLH	Select	Any	3	D. 210 C 15 - F		18	29	ns
tPHL		<u> </u>		$R_L = 2 k\Omega$, $C_L = 15 pF$		25	38	ns
t P LH	Enable	Any				16	24	ns
t P HL	Lilabic	Апу				21	32	ns

¹ tpLH = propagation delay time, low-to-high-level output

tphL = propagation delay time, high-to-low-level output NOTE 2: Load circuits and voltage waveforms are shown in Section 1.

 $^{^{\}ddagger}$ All typical values are at $V_{CC} = 5 \text{ V}$, $T_{A} = 25 \,^{\circ}\text{C}$.

Not more than one output should be shorted at a time, and duration of the short circuit test should not exceed one second.

SN54S139, SN74S139A DUAL 2-LINE TO 4-LINE DECODERS/DEMULTIPLIERS

recommended operating conditions

		S	SN54S139			SN74S139A		
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage	2			2			V
V _{IL}	Low-level input voltage			8.0			0.8	V
Юн	High-level output current			– 1			- 1	mA
^I OL	Low-level output current			20			20	mΔ
TA	Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS [†]					SN54S139 SN74S139A				
V _{IK}	V _{CC} = MIN,	lj = −18 mA					-1.2	V		
M	VCC = MIN,	$V_{iH} = 2 V_{i}$	$V_{IL} = 0.8 V$,	SN54S'	2.5	3.4		v		
∨он	I _{OH} = -1 mA			SN74S'	2.7	3.4				
VoL	V _{CC} = MIN,	$V_{IH} = 2 V_{r}$	V _{IL} = 0.8 V,				0.5	V		
VOL	I _{OL} = 20 mA						0.5			
i j	$V_{CC} = MAX$	$V_1 = 5.5 V$		-			1	mA		
I _{IH}	V _{CC} = MAX,	$V_1 = 2.7 \text{ V}$					50	μА		
I _{IL}	V _{CC} = MAX,	$V_{ } = 0.5 V$					- 2	mA		
Jos §	V _{CC} = MAX				-40		- 100	mA		
lcc	V _{CC} = MAX,	Outputs enable	ed and open			60	90	mA		

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

 ‡ All typical values are at $V_{CC} = 5 \text{ V, T}_{A} = 25 \, ^{\sigma}\text{C.}$

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25 \,^{\circ}\text{C}$ (see Note 2)

PARAMETER [§]	FROM (INPUT)	TO (QUTPUT)	LEVELS OF DELAY	TEST CONDITIONS	SI	UNIT					
i i	(IMPO1)	(001P01) OF L	UP DELAY		MIN	TYP	MAX	1			
tPLH			A			2		1	5	7.5	пs
^t PHL	Binary	Binary		2			6.5	10	ns		
tPLH	Select	Any 3 Any 2	3	D 290 0 C 15 ac		7	12	ns			
[†] PHL	_			$R_L = 280 \Omega$, $C_L = 15 \mathrm{pF}$		8	12	ns			
tPLH	Enable		-			5	8	ns			
tpHL	Enable				6.5	10	ns				

TtpLH = propagation delay time, low-to-high-level output

tpHL = propagation delay time, high-to-low-level output

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.

[§] Not more than one output should be shorted at a time, and duration of the short circuit test should not exceed one second.

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.


TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated

N (R-PDIP-T**)

16 PINS SHOWN

PLASTIC DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Falls within JEDEC MS-001 (20-pin package is shorter than MS-001).