
- Very Low Power Consumption
   1 mW Typ at V<sub>DD</sub> = 5 V
- Capable of Operation in Astable Mode
- CMOS Output Capable of Swinging Rail to Rail
- High Output-Current Capability
   Sink 100 mA Typ
   Source 10 mA Typ
- Output Fully Compatible With CMOS, TTL, and MOS
- Low Supply Current Reduces Spikes During Output Transitions
- Single-Supply Operation From 2 V to 15 V
- Functionally Interchangeable With the NE555; Has Same Pinout
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015.2

#### description

The TLC555 is a monolithic timing circuit fabricated using the TI LinCMOS™ process. The timer is fully compatible with CMOS, TTL, and



NC - No internal connection

MOS logic and operates at frequencies up to 2 MHz. Because of its high input impedance, this device uses smaller timing capacitors than those used by the NE555. As a result, more accurate time delays and oscillations are possible. Power consumption is low across the full range of power supply voltage.

Like the NE555, the TLC555 has a trigger level equal to approximately one-third of the supply voltage and a threshold level equal to approximately two-thirds of the supply voltage. These levels can be altered by use of the control voltage terminal (CONT). When the trigger input (TRIG) falls below the trigger level, the flip-flop is set and the output goes high. If TRIG is above the trigger level and the threshold input (THRES) is above the threshold level, the flip-flop is reset and the output is low. The reset input (RESET) can override all other inputs and can be used to initiate a new timing cycle. If RESET is low, the flip-flop is reset and the output is low. Whenever the output is low, a low-impedance path is provided between the discharge terminal (DISCH) and GND. All unused inputs should be tied to an appropriate logic level to prevent false triggering.

While the CMOS output is capable of sinking over 100 mA and sourcing over 10 mA, the TLC555 exhibits greatly reduced supply-current spikes during output transitions. This minimizes the need for the large decoupling capacitors required by the NE555.

The TLC555C is characterized for operation from  $0^{\circ}$ C to  $70^{\circ}$ C. The TLC555I is characterized for operation from  $-40^{\circ}$ C to  $85^{\circ}$ C. The TLC555M is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C.



This device contains circuits to protect its inputs and outputs against damage due to high static voltages or electrostatic fields. These circuits have been qualified to protect this device against electrostatic discharges (ESD) of up to 2 kV according to MIL-STD-883C, Method 3015; however, it is advised that precautions be taken to avoid application of any voltage higher than maximum-rated voltages to these high-impedance circuits. During storage or handling, the device leads should be shorted together or the device should be placed in conductive foam. In a circuit, unused inputs should always be connected to an appropriated logic voltage level, preferably either supply voltage or ground. Specific guidelines for handling devices of this type are contained in the publication *Guidelines for Handling Electrostatic-Discharge-Sensitive (ESDS) Devices and Assemblies* available from Texas Instruments.

LinCMOS is a trademark of Texas Instruments Incorporated.



#### **AVAILABLE OPTIONS**

PACKAGED DEVICES								
TA	V <sub>DD</sub> RANGE	SMALL OUTLINE (D)	SSOP (DB)	CHIP CERAMIC PLASTIC CARRIER DIP DIP (PW)  (FK) (JG) (P)		FORM (Y)		
0°C to 70°C	2 V to 15 V	TLC555CD	TLC555CDBLE	_	_	TLC555CP	TLC555CPWLE	
- 40°C to 85°C	3 V to 15 V	TLC555ID	_	_	_	TLC555IP	_	TLC555Y
– 55°C to 125°C	5 V to 15 V	TLC555MD	_	TLC555MFK	TLC555MJG	TLC555MP	_	


The D package is available taped and reeled. Add the R suffix to device type (e.g., TLC555CDR). The DB and PW packages are only available left-end taped and reeled (indicated by the LE suffix on the device type; e.g., TLC555CDBLE). Chips are tested at 25°C.

#### **FUNCTION TABLE**

RESET VOLTAGET	TRIGGER VOLTAGE†	THRESHOLD VOLTAGET	OUTPUT	DISCHARGE SWITCH					
<min< td=""><td>Irrelevant</td><td>Irrelevant</td><td>L</td><td>On</td></min<>	Irrelevant	Irrelevant	L	On					
>MAX	<min< td=""><td>Irrelevant</td><td>Н</td><td>Off</td></min<>	Irrelevant	Н	Off					
>MAX	>MAX	>MAX	L	On					
>MAX	>MAX	<min< td=""><td colspan="4">As previously established</td></min<>	As previously established						

T For conditions shown as MIN or MAX, use the appropriate value specified under electrical characteristics.

#### functional block diagram





Pin numbers are for all packages except the FK package. RESET can override TRIG, which can override THRES.



#### **TLC555Y chip information**

This chip, when properly assembled, displays characteristics similar to the TLC555. Thermal compression or ultrasonic bonding may be used on the doped aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.





RESET can override TRIG, which can override THRES.

**CHIP THICKNESS: 15 TYPICAL** 

**BONDING PADS: 4 × 4 MINIMUM** 

 $T_{.I}$ max = 150°C

TOLERANCES ARE  $\pm$  10%.

ALL DIMENSIONS ARE IN MILS.

PIN (1) IS INTERNALLY CONNECTED TO BACKSIDE OF CHIP.

equivalent schematic (each channel)

**COMPONENT COUNT** 

Transistors

Resistors


39 5

 $V_{DD}$ 

OUT

DISCH

**GND** 



-√√√ TRIG

-\\\\\_\_\_\_\_\_ THRES

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V <sub>DD</sub> (see Note 1)		18 V
Input voltage range, V <sub>I</sub> (any input)		0.3 to V <sub>DD</sub>
Sink current, discharge or output		
Source current, output, IO		15 mA
Continuous total power dissipation		See Dissipation Rating Table
Operating free-air temperature range, T <sub>A</sub> :	C-suffix .	0°C to 70°C
	I-suffix .	–40°C to 85°C
	M-suffix	–55°C to 125°C
Storage temperature range		
Case temperature for 60 seconds: FK pac	kage	
Lead temperature 1,6 mm (1/16 inch) from	case for 6	O seconds: JG package
Lead temperature 1,6 mm (1/16 inch) from	case for 1	O seconds: D, DB, P, or PW package 260°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to network GND.

#### **DISSIPATION RATING TABLE**

PACKAGE	$T_{\mbox{$A$}} \leq 25^{\circ}\mbox{$C$}$ POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING	T <sub>A</sub> = 125°C POWER RATING
D	725 mW	5.8 mW/°C	464 mW	377 mW	145 mW
DB	525 mW	4.2 mW/°C	336 mW	273 mW	105 mW
FK	1375 mW	11.0 mW/°C	880 mW	715 mW	275 mW
JG	1050 mW	8.4 mW/°C	672 mW	546 mW	210 mW
Р	1000 mW	8.0 mW/°C	640 mW	520 mW	200 mW
PW	525 mW	4.2 mW/°C	336 mW	273 mW	105 mW

#### recommended operating conditions

		MIN	MAX	UNIT
Supply voltage, V <sub>DD</sub>		2 0 -40		V
Operating free-air temperature range, TA	TLC555C	0	70	
	TLC555I	-40	85	°C
	TLC555M	-55	125	

## electrical characteristics at specified free-air temperature, $\,V_{DD}$ = 2 V for TLC555C, $\,V_{DD}$ = 3 V for TLC555I

	DADAMETED	TEST	- +	Т	LC555C			UNIT			
	PARAMETER	CONDITIONS	T <sub>A</sub> †	MIN	TYP	MAX	MAX MIN T	TYP	MAX	UNII	
\/	Three hald welter as		25°C	0.95	1.33	1.65	1.6		2.4	V	
VIT	Threshold voltage		Full range	0.85		1.75	1.5		2.5	V	
1	Threshold current		25°C		10			10		A	
İΙΤ	Theshold current		MAX		75			150		pΑ	
V/	Trianguialtana		25°C	0.4	0.67	0.95	0.71	1	1.29	V	
VI(TRIG)	Trigger voltage		Full range	0.3		1.05	0.61		1.39	V	
l	Triagas austant		25°C		10			10		~ ^	
l <sub>(TRIG)</sub>	Trigger current		MAX		75			150		pΑ	
\/	Reset voltage		25°C	0.4	1.1	1.5	0.4	1.1	1.5	V	
VI(RESET)	ixeset voltage		Full range	0.3		2	0.3		1.8	V	
	Ponet current		25°C		10			10		A	
I(RESET)	Reset current		MAX	MAX 75				150	pА		
	Control voltage (open circuit) as a percentage of supply voltage		MAX		66.7%			66.7%			
	Discharge switch on-stage	1 4 4	25°C		0.03	0.2		0.03	0.2		
	voltage	I <sub>OL</sub> = 1 mA	Full range			0.25			0.375	V	
	Discharge switch off-stage		25°C		0.1			0.1		A	
	current		MAX		0.5			120		nA	
M	I lieb level eviterit veltere	2004	25°C	1.5	1.9		1.5	1.9		V	
VOH	High-level output voltage	$I_{OH} = -300 \mu A$	Full range	1.5			2.5			V	
Va.	Low lovel output voltoge	1	25°C		0.07	0.3		0.07	0.3	\/	
VOL	Low-level output voltage	I <sub>OL</sub> = 1 mA	Full range			0.35			0.4	V	
l==	Cumply augrent	See Note 2	25°C			250			250	<u> </u>	
IDD	Supply current	See Note 2	Full range			400			500	μΑ	

<sup>†</sup> Full range is 0°C to 70°C for the TLC555C and – 40°C to 85°C for the TLC555I. For conditions shown as MAX, use the appropriate value specified in the recommended operating conditions table.

NOTE 2: These values apply for the expected operating configurations in which THRES is connected directly to DISCH or to TRIG.



## electrical characteristics at specified free-air temperature, $V_{DD} = 5 \text{ V}$

		TEST	_ +	1	rlc555C			TLC555I		Т	LC555M		
'	PARAMETER	CONDITIONS	T <sub>A</sub> †	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
\/	Threshold voltage		25°C	2.8	3.3	3.8	2.8	3.3	3.8	2.8	3.3	3.8	V
VIT	Threshold voltage		Full range	2.7		3.9	2.7		3.9	2.7		3.9	V
	Threshold current		25°C		10			10			10		pА
'IT	Threshold current		MAX		75			150			5000		РΑ
V <sub>I</sub> (TRIG)	Trigger voltage		25°C	1.36	1.66	1.96	1.36	1.66	1.96	1.36	1.66	1.96	V
VI(TRIG)	mgger voltage		Full range	1.26		2.06	1.26		2.06	1.26		2.06	Ů
l <sub>I(TRIG)</sub>	Trigger current		25°C		10			10			10		pА
'I(TRIG)			MAX		75			150			5000		P''
V <sub>I(RESET)</sub>	Reset voltage		25°C	0.4	1.1	1.5	0.4	1.1	1.5	0.4	1.1	1.5	V
VI(RESET)	Treset voltage		Full range	0.3		1.8	0.3		1.8	0.3		1.8	Ů
I(RESET)	Reset current		25°C		10			10			10		pА
'I(RESET)			MAX		75			150			5000		PΛ
	Control voltage (open circuit) as a percentage of supply voltage		MAX		66.7%			66.7%			66.7%		
	Discharge switch	I <sub>OL</sub> = 10 mA	25°C		0.14	0.5		0.14	0.5		0.14	0.5	V
	on-state voltage	IOL = 10 IIIA	Full range			0.6			0.6			0.6	v
	Discharge switch		25°C		0.1			0.1			0.1		nA
	off-state current		MAX		0.5			120			120		ПА
Vон	High-level output	I <sub>OH</sub> = -1 mA	25°C	4.1	4.8		4.1	4.8		4.1	4.8		\ \ \
VOH	voltage	IOH = - I IIIA	Full range	4.1			4.1			4.1			v
		IOI = 8 mA	25°C		0.21	0.4		0.21	0.4		0.21	0.4	
		IOL = 0 IIIA	Full range			0.5			0.5			0.6	
VOL	Low-level output	I <sub>OL</sub> = 5 mA	25°C		0.13	0.3		0.13	0.3		0.13	0.3	V
I VOL	voltage	OL - STIIA	Full range			0.4			0.4			0.45	
		I <sub>OL</sub> = 3.2 mA	25°C		0.08	0.3		0.08	0.3		0.08	0.3	
		10L = 3.2 IIIA	Full range			0.35			0.35			0.4	V
IDD	Supply current	See Note 2	25°C		170	350		170	350		170	350	μА
טט.	Supply current	230110102	Full range			500			600			700	μΛ

<sup>†</sup> Full range is 0°C to 70°C the for TLC555C, – 40°C to 85°C for the TLC555I, and – 55°C to 125°C for the TLC555M. For conditions shown as MAX, use the appropriate value specified in the recommended operating conditions table.

NOTE 2: These values apply for the expected operating configurations in which THRES is connected directly to DISCH or TRIG.

## electrical characteristics at specified free-air temperature, $V_{DD}$ = 15 V

PARAMETER		TEST	T <sub>A</sub> †	1	LC555C			TLC555I		Т	LC555M		UNIT
- FA	ARAWETER	CONDITIONS	'A'	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
VIT	Threshold voltage		25°C	9.45	10	10.55	9.45	10	10.55	9.45	10	10.55	V
VII	Threshold voltage		Full range	9.35		10.65	9.35		10.65	9.35		10.65	V
lı-	Threshold current		25°C		10			10			10		pA
İΙΤ	Tillesiloid current		MAX		75			150			5000		PΑ
Victoro	Trigger voltage		25°C	4.65	5	5.35	4.65	5	5.35	4.65	5	5.35	V
V <sub>I</sub> (TRIG)	rrigger voltage		Full range	4.55		5.45	4.55		5.45	4.55		5.45	V
lumnio)	Trigger current		25°C		10			10			10		pA
l(TRIG)	rrigger current		MAX		75			150			5000		PΑ
\/\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	Reset voltage		25°C	0.4	1.1	1.5	0.4	1.1	1.5	0.4	1.1	1.5	V
VI(RESET)	Neset voltage		Full range	0.3		1.8	0.3		1.8	0.3		1.8	
L	Reset current		25°C		10			10			10		~ A
I(RESET)	Reset current		MAX		75			150			5000		pА
	Control voltage (open circuit) as a percentage of supply voltage		MAX		66.7%			66.7%			66.7%		
	Discharge switch	I <sub>OL</sub> = 100 mA	25°C		0.77	1.7		0.77	1.7		0.77	1.7	V
	on-state voltage	IOL = 100 IIIA	Full range			1.8			1.8			1.8	V
	Discharge switch		25°C		0.1			0.1			0.1		nA
	off-state current		MAX		0.5			120			120		IIA
		I <sub>OH</sub> = - 10 mA	25°C	12.5	14.2		12.5	14.2		12.5	14.2		
		IOH = - 10 IIIA	Full range	12.5			12.5			12.5			
V	High-level output	January Emp	25°C	13.5	14.6		13.5	14.6		13.5	14.6		V
VOH	voltage	$I_{OH} = -5 \text{ mA}$	Full range	13.5			13.5			13.5			v
		1 1 1	25°C	14.2	14.9		14.2	14.9		14.2	14.9		
		I <sub>OH</sub> = - 1 mA	Full range	14.2			14.2			14.2			
		l	25°C		1.28	3.2		1.28	3.2		1.28	3.2	
		I <sub>OL</sub> = 100 mA	Full range			3.6			3.7			3.8	
\/ - ·	Low-level output	I 50 mA	25°C		0.63	1		0.63	1		0.63	1	V
VOL	voltage	I <sub>OL</sub> = 50 mA	Full range			1.3			1.4			1.5	V
		10 = 1	25°C		0.12	0.3		0.12	0.3		0.12	0.3	
		I <sub>OL</sub> = 10 mA	Full range			0.4			0.4			0.45	
l	Cumply ourrest	Soo Note 2	25°C		360	600		360	600		360	600	^
IDD	Supply current	See Note 2	Full range			800			900			1000	μΑ

<sup>†</sup> Full range is 0°C to 70°C for TLC555C, – 40°C to 85°C for TLC555I, and – 55°C to 125°C for TLC555M. For conditions shown as MAX, use the appropriate value specified in the recommended operating conditions table.

NOTE 2: These values apply for the expected operating configurations in which THRES is connected directly to DISCH or TRIG.



## operating characteristics, $V_{DD}$ = 5 V, $T_A$ = 25°C (unless otherwise noted)

	PARAMETER	TEST	MIN	TYP	MAX	UNIT	
	Initial error of timing interval‡	$V_{DD} = 5 \text{ V to } 15 \text{ V},$	$R_A = R_B = 1 \text{ k}\Omega \text{ to } 100 \text{ k}\Omega,$		1%	3%	
	Supply voltage sensistivity of timing interval	$C_T = 0.1 \mu F$ ,	See Note 3		0.1	0.5	%/V
t <sub>r</sub>	Output pulse rise time	$R_{I} = 10 M\Omega$	C <sub>I</sub> = 10 pF		20	75	no
t <sub>f</sub>	Output pulse fall time	KL = 10 lvis2,	CL = 10 pr		15	60	ns
f <sub>max</sub>	Maximum frequency in astable mode	$R_A = 470 \Omega,$ $C_T = 200 pF,$	$R_B = 200 \Omega$ , See Note 3	1.2	2.1	·	MHz

<sup>&</sup>lt;sup>‡</sup> Timing interval error is defined as the difference between the measured value and the average value of a random sample from each process run.

## electrical characteristics at $V_{DD}$ = 5 V, $T_A$ = 25°C


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VIT	Threshold voltage		2.8	3.3	3.8	V
ΙΙΤ	Threshold current			10		pА
V <sub>I</sub> (TRIG)	Trigger voltage		1.36	1.66	1.96	V
l(TRIG)	Trigger current			10		pА
V <sub>I</sub> (RESET)	Reset voltage		0.4	1.1	1.5	V
I <sub>I</sub> (RESET)	Reset current			10		pА
	Control voltage (open circuit) as a percentage of supply voltage			66.7%		
	Discharge switch on-state voltage	I <sub>OL</sub> = 10 mA		0.14	0.5	V
	Discharge switch off-state current			0.1		nA
Voн	High-level output voltage	I <sub>OH</sub> = – 1 mA	4.1	4.8		V
		$I_{OL} = 8 \text{ mA}$		0.21	0.4	
VOL	Low-level output voltage	$I_{OL} = 5 \text{ mA}$		0.13	0.3	V
		$I_{OL} = 3.2 \text{ mA}$		0.08	0.3	
$I_{DD}$	Supply current	See Note 2		170	350	μΑ

NOTE 2: These values apply for the expected operating configurations in which THRES is connected directly to DISCH or TRIG.

NOTE 3:  $R_A$ ,  $R_B$ , and  $C_T$  are as defined in Figure 1.


#### TYPICAL CHARACTERISTICS

## DISCHARGE SWITCH ON-STATE RESISTANCE



#### Figure 1

# PROPAGATION DELAY TIMES TO DISCHARGE OUTPUT FROM TRIGGER AND THRESHOLD SHORTED TOGETHER




† The effects of the load resistance on these values must be taken into account separately.

Figure 2



#### **APPLICATION INFORMATION**



Pin numbers shown are for all packages except the FK package.

TRIGGER AND THRESHOLD VOLTAGE WAVEFORM

**CIRCUIT** 

Figure 3. Astable Operation

Connecting TRIG to THRES, as shown in Figure 3, causes the timer to run as a multivibrator. The capacitor  $C_T$  charges through  $R_A$  and  $R_B$  to the threshold voltage level (approximately 0.67  $V_{DD}$ ) and then discharges through  $R_B$  only to the value of the trigger voltage level (approximately 0.33  $V_{DD}$ ). The output is high during the charging cycle ( $t_{C(H)}$ ) and low during the discharge cycle ( $t_{C(L)}$ ). The duty cycle is controlled by the values of  $R_A$ ,  $R_B$ , and  $C_T$  as shown in the equations below.

$$\begin{array}{l} t_{c(H)} \approx C_T \; (R_A \, + \, R_B) \; \text{In 2} \quad (\text{In 2} = 0.693) \\ t_{c(L)} \approx C_T \; R_B \; \text{In 2} \\ \text{Period} = t_{c(H)} \, + \, t_{c(L)} \approx C_T \; (R_A \, + \, 2R_B) \; \text{In 2} \\ \text{Output driver duty cycle} = \frac{t_{c(L)}}{t_{c(H)} \, + \, t_{c(L)}} \approx 1 - \frac{R_B}{R_A \, + \, 2R_B} \\ \text{Output waveform duty cycle} = \frac{t_{c(H)}}{t_{c(H)} \, + \, t_{c(L)}} \approx \frac{R_B}{R_A \, + \, 2R_B} \end{array}$$

The 0.1-μF capacitor at CONT in Figure 3 decreases the period by about 10%.

The formulas shown above do not allow for any propagation delay times from the TRIG and THRES inputs to DISCH. These delay times add directly to the period and create differences between calculated and actual values that increase with frequency. In addition, the internal on-state resistance  $r_{on}$  during discharge adds to  $R_{B}$  to provide another source of timing error in the calculation when  $R_{B}$  is very low or  $r_{on}$  is very high.

#### APPLICATION INFORMATION

The equations below provide better agreement with measured values.

$$\begin{aligned} t_{\text{C(H)}} &= C_{\text{T}} \left( R_{\text{A}} + R_{\text{B}} \right) \text{ In } \left[ 3 - \text{exp} \left( \frac{-t_{\text{PLH}}}{C_{\text{T}} \left( R_{\text{B}} + r_{\text{on}} \right)} \right) \right] + t_{\text{PHL}} \\ t_{\text{C(L)}} &= C_{\text{T}} \left( R_{\text{B}} + r_{\text{on}} \right) \text{ In } \left[ 3 - \text{exp} \left( \frac{-t_{\text{PHL}}}{C_{\text{T}} \left( R_{\text{A}} + R_{\text{B}} \right)} \right) \right] + t_{\text{PLH}} \end{aligned}$$

These equations and those given earlier are similar in that a time constant is multiplied by the logarithm of a number or function. The limit values of the logarithmic terms must be between In 2 at low frequencies and In 3 at extremely high frequencies. For a duty cycle close to 50%, an appropriate constant for the logarithmic terms can be substituted

with good results. Duty cycles less than 50%  $\frac{{}^t c(H)}{{}^t c(H) + {}^t c(L)}$  require that  $\frac{{}^t c(H)}{{}^t c(L)}$  <1 and possibly  $R_A \le r_{on}$ . These

conditions can be difficult to obtain.

In monostable applications, the trip point on TRIG can be set by a voltage applied to CONT. An input voltage between 10% and 80% of the supply voltage from a resistor divider with at least 500-μA bias provides good results.




#### **MECHANICAL DATA**

#### D (R-PDSO-G\*\*)

### 14 PIN SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012

#### DB (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE

#### **28 PIN SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.


D. Falls within JEDEC MO-150



#### FK (S-CQCC-N\*\*)

#### 28 TERMINAL SHOWN

#### **LEADLESS CERAMIC CHIP CARRIER**




- NOTES: A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. This package can be hermetically sealed with a metal lid.
  - D. The terminals are gold plated.
  - E. Falls within JEDEC MS-004



#### JG (R-GDIP-T8)

#### **CERAMIC DUAL-IN-LINE PACKAGE**



NOTES: A. All linear dimensions are in inches (millimeters).


- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL-STD-1835 GDIP1-T8



#### **MECHANICAL DATA**

#### P (R-PDIP-T8)

#### PLASTIC DUAL-IN-LINE PACKAGE




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001

#### PW (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE

#### 14 PIN SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated