SDLS124

- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers and Flat Packages, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

	TYPICAL AVERAGE	TYPICAL
TYPE	PROPAGATION	TOTAL POWER
	DELAY TIME	DISSIPATION
'86	14 ns	150 mW
'LS86A	10 ns	30.5 mW
'S86	7 ns	250 mW

description

These devices contain four independent 2-input Exclusive-OR gates. They perform the Boolean functions $Y = A \oplus B = \overline{A}B + A\overline{B}$ in positive logic.

A common application is as a true/complement element. If one of the inputs is low, the other input will be reproduced in true form at the output. If one of the inputs is high, the signal on the other input will be reproduced inverted at the output.

The SN5486, 54LS86A, and the SN54S86 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN7486, SN74LS86A, and the SN74S86 are characterized for operation from 0°C to 70°C.

SN5486, SN54LS86A, SN54S86, SN7486, SN74LS86A, SN74S86 QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES

DECEMBER 1972-REVISED MARCH 1988

	A, SN54S86 J OR W PACKAGE
+	486 N PACKAGE N74S86 D OR N PACKAGE
0.17 120001, 0	(TOP VIEW)
1A	
1 B	[]2 13[] 48
1Y	[]3 12] 4A
2A	
28	ds 1017 38
2Y	
GND	П7. 8П ЗҮ
CNEAI CREA	SN54S86 FK PACKAGE
3110-123604,	
	(TOP VIEW)
	A C C C C C C C C C C C C C C C C C C C
	= = 2 > 4
(3 2 1 20 19
11 14	18 🗍 4A
NCTS	17 🗌 NC
2A] 6	16 🗍 4Y
NC 17	15 [] NC
5	- 3
• 28∐8	14 📙 3B

NC - No internal connection

10 11 12

2Y NC 3Y 3A

exclusive-OR logic

An exclusive-OR gate has many applications, some of which can be represented better by alternative logic symbols,

EXCLUSIVE-OR





These are five equivalent Exclusive-OR symbols valid for an '86 or 'LS86A gate in positive logic; negation may be shown at any two ports.

LOGIC IDENTITY ELEMENT



The output is active (low) if all inputs stand at the same logic level (i.e., A = B).






The output is active (low) if an even number of inputs (i.e., 0 or 2) are active.

INSTRUMENTS


ODD-PARITY ELEMENT




The output is active (high) if an odd number of inputs (i.e., only 1 of the 2) are active.

SN5486, SN54LS86A, SN54S86, SN7486, SN74LS86A, SN74S86 QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES






logic symbol[†]



[†]This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, N, and W packages.



FUNCTIO	N TABLE

	INP	UTS	OUTPUT	
	A	8	Y	
	L	L	L	
	L	н	н	
	н	L	н	
	н	н	L_	
н	→ higl	n leve	I, L = low leve	al.

SB6 EQUIVALENT OF EACH INPUT VCC 2.8 kΩ NOM INPUT M SB6 TYPICAL OF ALL OUTPUTS S0 Ω NOM VCC QUTPUT QUTPUT



SN54S86, SN74S86 QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)													
Input voltage	-					•				•		-	5,5 V
Operating free-air temperature range: SN54S86				 		•	-						–55°C to 125°C
													. 0°C to 70°C
Storage temperature range		٠	•	 									–65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

		SN54S8	6		UNIT		
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V _{CC}	4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH			-1			1	mA
Low-level output current, IOL			20	ţ		20	mA
Operating free-air temperature, TA	-55		125	0	· · · · · · · · ·	70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS [†]	T	SN5458	6		UNIT		
	FARAMETCR	TEST CONDITIONS.	MIN	TYPŤ	MAX	MIN	TYP	MAX	
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage		1		0.8	1		0.8	V
Vik	Input clamp voltage	$V_{CC} = MIN$, $I_1 = -18 mA$	-1		-1.2	1		-1.2	V
∨он	High-level output voltage	$V_{CC} = MIN, V_{IH} = 2V,$ $V_{IL} = 0.8V, I_{OH} = -1 mA$	2.5	3.4		2.7	3,4		v
VOL	Low-level output voltage	$V_{CC} = MIN, V_{H} = 2V$ V _{IL} = 0.8V, $t_{OL} = 20 \text{ mA}$			0.5			0.5	v
4	Input current at maximum input voltage	V _{CC} = MAX, V _I = 5.5 V	1		1			1	mA
Чн	High-level input current	V _{CC} = MAX, V _I = 2.7 V	- h	_	50	<u> </u>		50	μA
4	Low-level input current	V _{CC} = MAX, V _I = 0.5 V	-		-2			-2	mA
los	Short-circuit output current §	V _{CC} = MAX	-40		-100	40		-100	mA
¹ CC	Supply current	V _{CC} = MAX, See Note 2		50	75	1	50	75	mA

¹ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type. ¹All typical values are at V_{CC} = 5 V, T_A = 25°C.

SNot more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 2: ICC is measured with the inputs grounded and the outputs open.

switching characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$

PARAMETER	FROM (INPUT)	TEST CON	DITIONS	MIN TYP	мах	UNIT
tPLH	A or B	Other in the law		7	10.5	ns
tPHL	70.0	Other input low	$C_{L} = 15 \text{ pF},$	6.5	10]
tPLH	A or B		R _ = 280 Ω, See Note 3	7	10.5	
^t PHL	AUD	Other input high	See Note 3	6.5	10	

¶tpLH = propagation delay time, low-to-high-fevel output

. . . .

tpHL = propagation delay time, high-to-low-lavel output

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



SN54LS86A, SN74LS86A QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)													7 V	
Input voltage														
Operating free-air temperature range: SN54LS86A	. .									-5	5°C	to to	125°C	
SN74LS86A														
Storage temperature range	• •			-						-6	5°C) to	150°C	

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

		N54LS	36A	SI	N74LS8	6A	
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, VCC	4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH	· · · · · · · · · · · · · · · · · · ·		-400	T		-400	μÂ
Low-level output current, IOL			4			8	mΑ
Operating free-air temperature, TA	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

		7567.00	NDITIONST	SM	154LS8	6A	SP	174LS8	6A	UNIT
		TEST CO	NUTTIONS	MIN	TYP‡	MAX	MIN	TYP‡	MAX	
ViH	High-level input voltage			2			2			V
VIL	Low-level input voltage		•			0.7			0.8	V
VIK	Input clamp voltage	V _{CC} = MIN,	l = −18 mA		_	-1.5	1		-1.5	V
V _{OH}	High-level output voltage	V _{CC} = MIN, V _{1L} = V _{1L} max	VIH = 2 V, IOH ≃ -400 ⊭A	2.5	3.4		2.7	3.4		v
Voi	Low-level output voltage	V _{CC} = MIN, V _{1H} = 2 V,	IOL = 4 mA		0.25	0.4		0.25	0.4	
- UL	<i></i>	V _{1L} - V _{1L} max	loL ≏ 8 mA					0.35	0.5	
1	Input current at maximum input voltage	VCC = MAX,	V ₁ = 7 V			0.2			0.2	mA
Чн	High-level input current	V _{CC} = MAX,	V1 = 2.7 V			40			40	μA
ι _L	Low-level input current	VCC = MAX,	V = 0.4 V	1		-0.8			-0.8	mA
los	Short-circuit output current §	V _{CC} = MAX		- 20		- 100	- 20		- 100	mA
'cc	Supply current	VCC = MAX,	See Note 2	1	6.1	10	1	6.1	10	mA

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type. [‡]All typical values are at V_{CC} \approx 5 V, T_A = 25^oC.

SNot more than one output should be shorted at a time.

NOTE 2: ICC is measured with the inputs grounded and the outputs open,

switching characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$

PARAMETER¶	FROM * (INPUT)	TEST CON	DITIONS	MIN	түр	MAX	UNIT
тегн	A or B		C _L = 15 pF, - R _L = 2 kQ, - See Note 3		12	23	ns
tpHL	AUB	Other input low			10	17]
τριμ	A or 8	Outras in a bint			20	30	- 115
tPHL T	A 61 0	Other input high	Seenoles		13	22	

ItpLH = propagation delay time, low-to-high-level output

tpHL = propagation delay time, high-to-low-level output

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



SN5486, SN7486 **QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES**

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)		• -	-				•	• •		•		•	7V
Input voltage												•	5.5 V
Operating free-air temperature range:	SN5486		-										-55°C to 125°C
													. 0°C to 70°C
Storage temperature range													-65° C to 150° C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

		SN5486	5		UNIT		
	MIN	MIN NOM MAX N	MIN	NOM	MAX		
Supply voltage, V _{CC}	4.5	5	5.5	4.75	5	5.25	v
High-level output current, IOH			-800			800	μA
Low-level output current, IOL			16	1		16	mΑ
Operating free-air temperature, T _A	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

		TEST CONCITIONS		SN5486	5		UNIT		
PARAMETER		TEST CONDITIONS [†]	MIN	TYPI	MAX	MIN	түр‡	MAX	
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage	· · ·	1		0.8			0.8	V
VIK	Input clamp voltage	$V_{CC} = MIN$, $I_I = -8 \text{ mA}$			-1.5	1		-1.5	V
voн	High-level output voltage	$V_{CC} = MIN, V_{tH} = 2 V,$ $V_{1L} = 0.8 V, I_{OH} = -800 \mu A$	2.4	3.4		2.4	3.4		v
VOL	Low-level output voltage	$V_{CC} = MIN, V_{1H} = 2 V$ $V_{1L} = 0.8 V, I_{OL} = 16 mA$		0.2	0.4	<u>_</u>	0.2	0.4	v
4	Input current at maximum input voltage	V _{CC} = MAX, V _I = 5.5 V			1			1	mA
Чн	High-level input current	V _{CC} = MAX, V ₁ = 2.4 V	1		40			40	μA
հլ	Low-level input current	V _{CC} = MAX, V ₁ = 0.4 V			-1.6			-1.6	mA
los	Short-circuit output current §	V _{CC} = MAX	20		-55	-18		-55	mΑ
1cc	Supply current	V _{CC} = MAX, See Note 2		30	43		30	50	mA

For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type. [‡]All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$.

SNot more than one output should be shorted at a time.

NOTE 2: t_{CC} is measured with the inputs grounded and the outputs open.

switching characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$

PARAMETER	FROM (INPUT)	TEST CON	MIN	түр	MAX	UNIT	
^t PLH	A or B	Other input law	CL = 15 pF, RL = 400 Ω,		15	23	пѕ
tPHL	A OF B	Other input low			11	17	
1PLH	A or B		See Note 3		18	30	ns
1PHL		Other input high			13	22	

\$tpLH = propagation delay time, low-to-high-level output

tpHL = propagation delay time, high-to-low-level output NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.


Copyright © 1996, Texas Instruments Incorporated

MECHANICAL DATA

MPDI002A - JANUARY 1995 - REVISED OCTOBER 1995

PLASTIC DUAL-IN-LINE PACKAGE

N (R-PDIP-T**) 16 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Falls within JEDEC MS-001 (20-pin package is shorter than MS-001).

