SDLS189

D2420, APRIL 1979-REVISED MARCH 1988

- SN74LS64X-1 Versions Rated at I_{OL} of 48 mA
- Bi-directional Bus Transceivers in High-Density 20-Pin Packages
- Hysteresis at Bus Inputs Improves Noise Margins
- · Choice of True or Inverting Logic
- Choice of 3-State or Open-Collector Outputs


DEVICE	OUTPUT	LOGIC
'L\$640	3-State	Inverting
'LS641	Open-Collector	True
'L\$642	Open-Collector	Inverting
LS644	Open-Collector	True and inverting
'LS645	3-State	True

description


These octal bus transceivers are designed for asynchronous two-way communication between data buses. The devices transmit data from the A bus to the B bus or from the B bus to the A bus depending upon the level at the direction control (DIR) input. The enable input (\overline{G}) can be used to disable the device so the buses are effectively isolated.

The -1 versions of the SN74LS640 thru SN74LS642, SN74LS644, and SN74LS645 are identical to the standard versions except that the recommended maximum IQL is increased to 48 milliamperes. There are no -1 versions of the SN54LS640 thru SN54LS642, SN54LS644, and SN54LS645.

The SN54LS640 thru SN54LS642, SN54LS644, and SN54LS645 are characterized for operation over the full military temperature range of $-55\,^{\circ}\text{C}$ to $125\,^{\circ}\text{C}$. The SN74LS640 thru SN74LS642, SN74LS644, and SN74LS645 are characterized for operation from 0 $^{\circ}\text{C}$ to $70\,^{\circ}\text{C}$.



SN54LS' . . . FK PACKAGE (TOP VIEW)




FUNCTION TABLE

CONTROL			OPERATION	
INPUTS G DIR		'LS640	'LS641	"I CEAA
		'LS642	'LS645	'LS644
L	L	B data to A bus	B data to A bus	B data to A bus
L	Н	A data to B bus	A data to B bus	A data to B bus
н	Х	Isolation	Isolation	Isolation


H = high level, L= low level, X = irrelevant


logic symbols†





 $^{^\}dagger$ These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for DW, J, and N packages.


logic diagrams (positive logic)











NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

	PARAMETER		SN54LS640 SN54LS645					UNIT
_		MIN	NOM	MAX	MIN	NOM	MAX	
Vcc	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
V_{IH}	High-lyel input voltage	2			2			V
VIL	Low-level input voltage			0.5	· · · · · · · · · · · · · · · · · · ·		0.6	V
IOH	High-level autput current			- 12			- 15	mA
lOL	Low-level output current			12			24	
-OL						_	48 [†]	mΑ
τ_{A}	Operating free-air temperature	- 55		125	0		70	U

[†]The 48-mA limit applies for the SN74LS640-1 and SN74LS645-1 only.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		Т	TEST CONDITIONS [‡]			SN54LS640 SN54LS645			SN74LS640 SN74LS645			
					MIN	TYP§	MAX	MIN	TYP§	MAX	1	
V_{iK}		V _{CC} = MIN,	i ₁ = - 18 mA				- 1.5			- 1.5	٧	
	teresis VT_/	V _{CC} = MIN,		A ar B input	0.1	0.4		0.2	0.4	• •	V	
Voн		V _{CC} = MIN.	V _{IH} = 2 V,	10H = - 3 mA	2.4	3.4		2.4	3.4			
•он ———		V _{IŁ} = MAX		IOH = MAX	2			2				
		V _{CC} = MIN,	V = 2 V	IOL = 12 mA		0.25	0.4		0.25	0.4		
VOL			*1H - *,	IOL = 24 mA					0.35	0.5	5 V	
<u></u>				I _{OL} = 48 mA #	ł				0.4	0.5		
lozн				V _O = 2.7 V			20			20	μA	
loz _L		V _{CC} = MAX,	Ĝ aτ 2 V,	V _O = 0.4 V	-		- 0.4			- 0.4	mΑ	
11	A or B	Vac = MAY	V _{IL} = MAX		0.1			0.1	4			
''	DIR or G	VCC IWAX		V ₁ = 7 V			0.1			0.1	I IIIA	
ΉΗ		VCC = MAX.	V _{IH} = 2.7 V	···			20			20	μА	
١١٢		V _{CC} = MAX,	V _{IL} = 0.4 V				- 0.4			- 0.4	mA	
los*		V _{CC} = MAX		·	40		- 225	- 40		- 225	mΑ	
	Outputs high					48	70		48	70	V V A MA MA MA MA	
ICC	A or B DIR or G	VCC = MAX,	Outputs open			62	90		62	90	mΑ	
	Outputs at Hi-Z					64	95		64	95	1	

For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

^{*}The 48-mA condition applies for the SN74LS640-1 and SN74LS645-1 only.



 $^{^{\$}}$ All typical values are at $V_{CC} = 5 \text{ V}$, $T_{A} = 25 ^{\circ}\text{C}$.


Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

switching characteristics, VCC = 5 V, TA = 25 °C

	PARAMETER	FROM	то	TEST	'LS640, 'LS640-1 'LS645, 'LS645-1			UNIT			
ANAMETER		(INPUT)	(OUTPUT)	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
*=====	Propagation delay time,	A	В			6	10		8	15	
tPLH	low-to-high-level output	В	А		·	6	10		8	15	ns
****	Propagation delay time,	Α	8	C: 45 -5		8	15		11	15	
^t PHL	high-to-low-level output	8	Α	C _L = 45 pF,		8	15		11	15	ns
•	Output enable time to	Ğ	Α	R _L = 667 Ω,		31	40		31	40	ns
tPZL	low level	ত্ত	В	See Note 2		31	40		31	40	
*	Output enable time to	G	Α			23	40		26	40	
₹PZH	high level	G	В			23	40		26	40	
.	Output disable time	Ğ	А	0 5 5		15	25		15	25	
tPLZ	from low level	G	В	C _L = 5 pF,		15	25		16	25	ns
•	Output disable time	Ğ	А	$R_{L} = 667 \Omega$,		15	25		15	25	
tPHZ	from high level	G	В	See Note 2		15	25		15	25	ns

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.

schematics of inputs and outputs



TYPICAL CHARACTERISTICS

SN54LS' INVERTING OUTPUT VOLTAGE

INPUT VOLTAGE

TA = 125°C

TA = 25°C

TA = -55°C

TA = -55°C

VI-Input Voltage-V

FIGURE 1

\$N54LS' NONINVERTING OUTPUT VOLTAGE

INPUT VOLTAGE

TA = 125°C

TA 25°C

TA = -55°C

FIGURE 3

SN74LS' INVERTING OUTPUT VOLTAGE

INPUT VOLTAGE




FIGURE 2

\$N74LS' NONINVERTING OUTPUT VOLTAGE

vs INPUT VOLTAGE




FIGURE 4

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	.,7 V
Input voltage: All inputs and I/O ports	
Operating free-air temperature range: SN54LS641, SN54LS642, SI	N54LS644 – 55°C to 125°C
\$N74L\$641, \$N74L\$642, \$I	N74LS644 0° C to 70° C
Storage temperature range	

NOTE 1: Voltage values are with respect to network ground terminal,

recommended operating conditions

PARAMETER	s	\$N54L\$64 \$N54L\$64; \$N54L\$64			SN74LS641 SN74LS642 SN74LS644			
	MIN	NOM	MAX	MIN	MOM	MAX		
V _{CC} Supply voltage	4.5	5	5.5	4.75	5	5.25	٧	
V ₁ H High-level input voltage	2			2	_		V	
V _{IL} Low-level input voltage			0.5			0.6	V	
VOH High-level output voltage			5.5			5.5	V	
Low-level output current						24		
IOL Low-level output current			-			48 §	mA	
TA Operating free-air temperature	- 55		125	0		70	°C	

[§]The 48 mA limit applies for the SN74LS641-1, SN74LS642-1, and SN74LS644-1 only.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CO	TEST CONDITIONS		SN54LS641 SN54LS642 SN54LS644			SN74LS641 SN74LS642 SN74LS644		
				MIN	TYP‡	MAX	MIN	TYP#	MAX	
VΙΚ		V _{CC} = MIN,	I _I = - 18 mA			- 1.5			- 1.5	V
Hysteres (V _{T+} – V·		VCC = MIN,	A or B input	0.1	0.4		0.2	0.4		٧
IOH		V _{CC} = MIN, V _{IL} = MAX,	V _{IH} = 2 V, V _{OH} = 5.5 V			0.1			0.1	mA
		V _{CC} = MIN,	IOL = 12 mA	_	0.25	0.4		0.25	0.4	
VOL		V _{1H} = 2 V,	IOL = 24 mA					0.35	0.5	V
		VIL = MAX	10L = 48 mA\$					0.4	0.5	
i.	A or B	V	V _I = 5.5 V		****	Q . 1			0.1	
iį.	DIR or G	V _{CC} = MAX	V ₁ = 7 V			0.1			0.1	mA
11H		V _{CC} = MAX,	V _I = 2.7 V			20			20	μА
¹ IL		V _{CC} = MAX,	V! = 0.4 V	1		- 0.4			_ 0.4 [′]	mΑ
Outputs high	Outputs high				48	70		48	70	
1cc	Outputs low	V _{CC} = MAX,	Outputs open		62	90		62	90	mΑ
	Outputs at Hi-Z	Ī			64	95		64	95	


[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡] All typical values are at V_{CC} = 5 V, T_A = 25°C. §The 48 mA condition applies for the SN74LS641-1, SN74LS642-1, and SN74LS644-1 only.

switching characteristics at $V_{CC} = 5 \text{ V, T}_{A} = 25^{\circ}\text{C}$

TIND			Ë		č		č		ž
344-1	MAX	25	25	25	25	40	40	99	33
14, 'LSE	TVP	1-	65	14	16	56	25	43	37
,9S1,	NIM								
42-1	MIN TYP MAX MIN TYP MAX	25	25	25	25	40	40	99	99
"LS642, "LS642-1 'LS644, "LS644-1	TYP	13	19	7	14	²⁶	23	43	39
	Σ					<u> </u>			
LS641, LS641-1	MIN TYP MAX	25	25	25	25	40	40	20	22
11 1.56	ТУР	17	12	16	16	23	25	뚔	37
الل									
TEST CONDITIONS				12 F	0 663.0	nl - 66/ 32,	- T	7 910 N 920 —	·
T0	(OUTPUT)	8	A	8	A	Þ	8	Ą	8
FROM	(INPUT)	A	8	Ą	В	Ĝ, DIR	G, DIR	G, DIR	G, DIR
PARAMETER		Propagation delay time,	The low-to-high-level output	Propagation delay time,	FIL high-to-low-level output	Output disable time	from tow level	Output enable time	PHL from high levet

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated