

# DATA SHEET

For a complete data sheet, please also download:

- The IC04 LOCMOS HE4000B Logic Family Specifications HEF, HEC
- The IC04 LOCMOS HE4000B Logic Package Outlines/Information HEF, HEC

## **HEF4027B** **flip-flops** Dual JK flip-flop

Product specification  
File under Integrated Circuits, IC04

January 1995

Dual JK flip-flop

HEF4027B  
flip-flops

DUAL JK FLIP-FLOP

The HEF4027B is a dual JK flip-flop which is edge-triggered and features independent set direct ( $S_D$ ), clear direct ( $C_D$ ), clock (CP) inputs and outputs ( $O, \bar{O}$ ). Data is accepted when CP is LOW, and transferred to the output on the positive-going edge of the clock. The active HIGH asynchronous clear-direct ( $C_D$ ) and set-direct ( $S_D$ ) are independent and override the J, K, and CP inputs. The outputs are buffered for best system performance. Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times.




Fig. 1 Functional diagram.




Fig. 2 Pinning diagram.

FUNCTION TABLES

inputs					outputs	
$S_D$	$C_D$	CP	J	K	O	$\bar{O}$
H	L	X	X	X	H	L
L	H	X	X	X	L	H
H	H	X	X	X	H	H

inputs					outputs	
$S_D$	$C_D$	CP	J	K	$O_{n+1}$	$\bar{O}_{n+1}$
L	L	$\nearrow$	L	L	no change	
L	L	$\nearrow$	H	L	H	L
L	L	$\nearrow$	L	H	L	H
L	L	$\nearrow$	H	H	$\bar{O}_n$	$O_n$

H = HIGH state (the more positive voltage)

L = LOW state (the less positive voltage)

X = state is immaterial

$\nearrow$  = positive-going transition

$O_{n+1}$  = state after clock positive transition

PINNING

J,K synchronous inputs

CP clock input (L to H edge-triggered)

$S_D$  asynchronous set-direct input (active HIGH)

$C_D$  asynchronous clear-direct input (active HIGH)

O true output

$\bar{O}$  complement output

HEF4027BP(N): 16-lead DIL; plastic (SOT38-1)

HEF4027BD(F): 16-lead DIL; ceramic (cerdip) (SOT74)

HEF4027BT(D): 16-lead SO; plastic (SOT109-1)

( ): Package Designator North America

FAMILY DATA

$I_{DD}$  LIMITS category FLIP-FLOPS

} see Family Specifications

Dual JK flip-flop

HEF4027B  
flip-flops




Fig. 3 Logic diagram (one flip-flop).

Dual JK flip-flop

HEF4027B  
flip-flops

**A.C. CHARACTERISTICS**

V<sub>SS</sub> = 0 V; T<sub>amb</sub> = 25 °C; C<sub>L</sub> = 50 pF; input transition times ≤ 20 ns

	V <sub>DD</sub> V	symbol	min.	typ.	max.	typical extrapolation formula	
<b>Propagation delays</b>							
CP → O, $\bar{O}$	5			105	210	ns	78 ns + (0,55 ns/pF) C <sub>L</sub>
HIGH to LOW	10	t <sub>PHL</sub>		40	80	ns	29 ns + (0,23 ns/pF) C <sub>L</sub>
	15			30	60	ns	22 ns + (0,16 ns/pF) C <sub>L</sub>
LOW to HIGH	5			85	170	ns	58 ns + (0,55 ns/pF) C <sub>L</sub>
	10	t <sub>PLH</sub>		35	70	ns	27 ns + (0,23 ns/pF) C <sub>L</sub>
	15			30	60	ns	22 ns + (0,16 ns/pF) C <sub>L</sub>
S <sub>D</sub> → O	5			70	140	ns	43 ns + (0,55 ns/pF) C <sub>L</sub>
LOW to HIGH	10	t <sub>PLH</sub>		30	60	ns	19 ns + (0,23 ns/pF) C <sub>L</sub>
	15			25	50	ns	17 ns + (0,16 ns/pF) C <sub>L</sub>
C <sub>D</sub> → O	5			120	240	ns	93 ns + (0,55 ns/pF) C <sub>L</sub>
HIGH to LOW	10	t <sub>PHL</sub>		45	90	ns	33 ns + (0,23 ns/pF) C <sub>L</sub>
	15			35	70	ns	27 ns + (0,16 ns/pF) C <sub>L</sub>
S <sub>D</sub> → $\bar{O}$	5			140	280	ns	113 ns + (0,55 ns/pF) C <sub>L</sub>
HIGH to LOW	10	t <sub>PHL</sub>		55	110	ns	44 ns + (0,23 ns/pF) C <sub>L</sub>
	15			40	80	ns	32 ns + (0,16 ns/pF) C <sub>L</sub>
C <sub>D</sub> → $\bar{O}$	5			75	150	ns	48 ns + (0,55 ns/pF) C <sub>L</sub>
LOW to HIGH	10	t <sub>PLH</sub>		35	70	ns	24 ns + (0,23 ns/pF) C <sub>L</sub>
	15			25	50	ns	17 ns + (0,16 ns/pF) C <sub>L</sub>
<b>Output transition times</b>							
HIGH to LOW	5			60	120	ns	10 ns + (1,0 ns/pF) C <sub>L</sub>
	10	t <sub>THL</sub>		30	60	ns	9 ns + (0,42 ns/pF) C <sub>L</sub>
	15			20	40	ns	6 ns + (0,28 ns/pF) C <sub>L</sub>
LOW to HIGH	5			60	120	ns	10 ns + (1,0 ns/pF) C <sub>L</sub>
	10	t <sub>TLH</sub>		30	60	ns	9 ns + (0,42 ns/pF) C <sub>L</sub>
	15			20	40	ns	6 ns + (0,28 ns/pF) C <sub>L</sub>
<b>Set-up time</b>							
J, K → CP	5		50	25		ns	
	10	t <sub>su</sub>	30	10		ns	
	15		20	5		ns	
<b>Hold time</b>							
J, K → CP	5		25	0		ns	
	10	t <sub>hold</sub>	20	0		ns	
	15		15	5		ns	
<b>Minimum clock pulse width; LOW</b>							
	5		80	40		ns	see also waveforms Figs 4 and 5
	10	t <sub>WCPL</sub>	30	15		ns	
	15		24	12		ns	
<b>Minimum S<sub>D</sub>, C<sub>D</sub> pulse width; HIGH</b>							
	5		90	45		ns	see also waveforms Figs 4 and 5
	10	t <sub>WSDH</sub>	40	20		ns	
	15	t <sub>WCDH</sub>	30	15		ns	
<b>Recovery time for S<sub>D</sub>, C<sub>D</sub></b>							
	5		20	-15		ns	see also waveforms Figs 4 and 5
	10	t <sub>RS<sub>D</sub></sub>	15	-10		ns	
	15	t <sub>RC<sub>D</sub></sub>	10	-5		ns	

Dual JK flip-flop

HEF4027B  
flip-flops

A.C. CHARACTERISTICS

$V_{SS} = 0\text{ V}$ ;  $T_{amb} = 25\text{ }^\circ\text{C}$ ;  $C_L = 50\text{ pF}$ ; input transition times  $\leq 20\text{ ns}$

	$V_{DD}$ V	symbol	min	typ	max	
Maximum clock pulse frequency J = K = HIGH	5	$f_{max}$	4	8	MHz	} see also waveforms Fig. 4
	10		12	25	MHz	
	15		15	30	MHz	

	$V_{DD}$ V	typical formula for P ( $\mu\text{W}$ )	where
Dynamic power dissipation per package (P)	5	$900 f_i + \Sigma(f_o C_L) \times V_{DD}^2$	$f_i$ = input freq. (MHz)
	10	$4\,500 f_i + \Sigma(f_o C_L) \times V_{DD}^2$	$f_o$ = output freq. (MHz)
	15	$13\,200 f_i + \Sigma(f_o C_L) \times V_{DD}^2$	$C_L$ = load capacitance (pF)
			$\Sigma(f_o C_L)$ = sum of outputs
			$V_{DD}$ = supply voltage (V)




Fig. 4 Waveforms showing set-up times, hold times and minimum clock pulse width. Set-up and hold times are shown as positive values but may be specified as negative values.

## Dual JK flip-flop


HEF4027B  
flip-flops

Fig. 5 Waveforms showing recovery times for  $S_D$  and  $C_D$ ; minimum  $S_D$  and  $C_D$  pulse widths.

**APPLICATION INFORMATION**

Some examples of applications for the HEF4027B are:

- Registers
- Counters
- Control circuits