SLLS095D - SEPTEMBER 1973 - REVISED OCTOBER 1998


- Input Resistance . . . 3 k $\Omega$  to 7 k $\Omega$
- Input Signal Range . . . ±30 V
- Operate From Single 5-V Supply
- Built-In Input Hysteresis (Double Thresholds)
- Response Control that Provides: Input Threshold Shifting Input Noise Filtering
- Meet or Exceed the Requirements of TIA/EIA-232-F and ITU Recommendation V.28
- Fully Interchangeable With Motorola™ MC1489 and MC1489A

#### description

These devices are monolithic low-power Schottky quadruple line receivers designed to satisfy the requirements of the standard interface between data-terminal equipment and data-communication equipment as defined by TIA/EIA-232-F. A separate response-control (CONT) terminal is provided for each receiver. A resistor or a resistor and bias-voltage source can be connected between this terminal and ground to shift the input threshold levels. An external capacitor can be connected between this terminal and ground to provide input noise filtering.


The SN55189 and SN55189A are characterized for operation over the full military temperature range of -55°C to 125°C. The MC1489, MC1489A, SN75189, and SN75189A are characterized for operation from 0°C to 70°C.

SN55189, SN55189A . . . J OR W PACKAGE MC1489, MC1489A, SN75189, SN75189A D, N, OR NS<sup>†</sup> PACKAGE (TOP VIEW)



† The NS package is only available left-end taped and reeled. For SN75189, order SN75189NSR.

## SN55189, SN55189A . . . FK PACKAGE (TOP VIEW)



NC - No internal connection




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Motorola is a trademark of Motorola, Incorporated.



#### logic symbol†




<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, J, N, NS, and W packages.

### logic diagram (positive logic)



#### schematic (each receiver)



	MC1489 SN55189 SN75189	MC1489A SN55189A SN75189A
R1	8.4 kΩ	1.84 kΩ

Resistor values shown are nominal.

#### MC1489, MC1489A, SN55189, SN55189A, SN75189, SN75189A QUADRUPLE LINE RECEIVERS

SLLS095D - SEPTEMBER 1973 - REVISED OCTOBER 1998

### 

NOTES: 1. All voltage values are with respect to the network ground terminal.

#### **DISSIPATION RATING TABLE**

PACKAGE	$T_{\mbox{\scriptsize A}} \le 25^{\circ}\mbox{\scriptsize C}$ POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 125°C POWER RATING
D	950 mW	7.6 mW/°C	608 mW	N/A
FK	1375 mW	11.0 mW/°C	880 mW	275 mW
J‡	1375 mW	11.0 mW/°C	880 mW	275 mW
N	1150 mW	9.2 mW/°C	736 mW	N/A
NS	625 mW	4.0 mW/°C	445 mW	N/A
W	1000 mW	8.0 mW/°C	640 mW	200 mW

<sup>‡</sup> In the J package, SN55189 and SN55189A chips are either silver glass or alloy mounted.

#### recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	4.5	5	5.5	V
Input voltage, V <sub>I</sub>	-25		25	V
High-level output current, IOH			-0.5	mA
Low-level output current, IOL			10	mA
Operating free-air temperature, T <sub>A</sub>	0		70	°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## MC1489, MC1489A, SN55189, SN55189A, SN75189, SN75189A QUADRUPLE LINE RECEIVERS

SLLS095D - SEPTEMBER 1973 - REVISED OCTOBER 1998

# electrical characteristics over operating free-air temperature range, $V_{\text{CC}}$ = 5 V $\pm$ 1% (unless otherwise noted)

PARAMETER		TEST FIGURE	TEST CONDITIONS†		SN55189 SN55189A			MC1489, MC1489A SN75189 SN75189A			UNIT	
					MIN	TYP‡	MAX	MIN	TYP‡	MAX		
				T <sub>A</sub> = 25°C	1	1.3	1.5	1	1.3	1.5		
			'89	$T_A = 0$ °C to $70$ °C				0.9		1.6		
V <sub>IT+</sub>	Positive-going input	1		$T_A = -55^{\circ}C \text{ to } 125^{\circ}C$	0.6		1.9				V	
*11+	threshold voltage	'		T <sub>A</sub> = 25°C	1.75	1.9	2.25	1.75	1.9	2.25	•	
			'89A	$T_A = 0$ °C to $70$ °C				1.55		2.25		
				$T_A = -55^{\circ}C$ to $125^{\circ}C$	1.30		2.65					
	Manatha astantana			T <sub>A</sub> = 25°C	0.75	1.0	1.25	0.75	1.0	1.25		
VIT-	V <sub>IT</sub> – Negative-going input threshold voltage	1	'89, '89A	$T_A = 0$ °C to $70$ °C				0.65		1.25	V	
	un contoia voltago			$T_A = -55^{\circ}C$ to $125^{\circ}C$	0.35		1.6					
Vон	High-level	1	$V_I = 0.75 V$ ,	$I_{OH} = -0.5 \text{ mA}$	2.6	4	5	2.6	4	5	V	
VOH	output voltage	'	Input open,	$I_{OH} = -0.5 \text{ mA}$	2.6	4	5	2.6	4	5	V	
VOL	Low-level output voltage	1	V <sub>I</sub> = 3 V,	I <sub>OL</sub> = 10 mA		0.2	0.45		0.2	0.45	<b>V</b>	
	High-level	2	V <sub>I</sub> = 25 V		3.6		8.3	3.6		8.3	mA	
ΊΗ	input current	2	V <sub>I</sub> = 3 V		0.43			0.43			IIIA	
i	Low-level		$V_{I} = -25 \text{ V}$		-3.6		-8.3	-3.6		-8.3	mA	
۱۱۲	input current	2	V <sub>I</sub> = −3 V		-0.43			-0.43			IIIA	
los	Short-circuit output current	3				-3			-3		mA	
ICC	Supply current	2	V <sub>I</sub> = 5 V,	Outputs open		20	26		20	26	mA	

<sup>†</sup> All characteristics are measured with the response-control terminal open.

## switching characteristics, $V_{CC}$ = 5 V, $C_L$ = 15 pF, $T_A$ = 25°C

	PARAMETER	TEST FIGURE	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tPLH	Propagation delay time, low- to high-level output		$R_L = 3.9 \text{ k}\Omega$		25	85	no
tPHL	Propagation delay time, high- to low-level output	4	$R_L = 390 \Omega$		25	50	ns
tTLH	Transition time, low- to high-level output	4	$R_L = 3.9 \text{ k}\Omega$		120	175	
tTHL	Transition time, high- to low-level output		$R_L = 390 \Omega$		10	20	ns

<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

#### PARAMETER MEASUREMENT INFORMATION<sup>†</sup>





Figure 1.  $V_{IT+}$ ,  $V_{IT-}$ ,  $V_{OH}$ ,  $V_{OL}$ 



**Response Control Open** 

NOTE A:  $I_{CC}$  is tested for all four receivers simultaneously.

Figure 2.  $I_{IH}$  ,  $I_{IL}$  ,  $I_{CC}$ 






Figure 3. Ios

<sup>&</sup>lt;sup>†</sup> Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

#### PARAMETER MEASUREMENT INFORMATION





NOTES: A. The pulse generator has the following characteristics:  $Z_0 = 50 \Omega$ ,  $t_W = 500 \text{ ns}$ .

- B. C<sub>L</sub> includes probe and jig capacitances.
- C. All diodes are 1N3064 or equivalent.

Figure 4. Test Circuit and Voltage Waveforms

#### TYPICAL CHARACTERISTICS

SN65189, SN75189 OUTPUT VOLTAGE vs




Figure 5

SN65189A, SN75189A OUTPUT VOLTAGE

INPUT VOLTAGE





Figure 6

#### TYPICAL CHARACTERISTICS<sup>†</sup>


0.2

2

3







NOTE A: Maximum amplitude of a positive-going pulse that, starting from 0 V, will not cause a change in the output level.

SUPPLY VOLTAGE

2
1.8
789A VIT+
789 VIT789 VIT789 VIT789 VIT789 VIT789 VIT789 VIT789 VIT789 VIT-

INPUT THRESHOLD VOLTAGE

Figure 8


6

V<sub>CC</sub> - Supply Voltage - V

8

9

10



NOTE A: Maximum amplitude of a positive-going pulse that, starting from 0 V, will not cause a change in the output level.

Figure 9 Figure 10

<sup>†</sup> Data for free-air temperatures below 0°C and above 70°C are applicable to SN55189 and SN55189A circuits only.



#### **TYPICAL CHARACTERISTICS**

#### **INPUT CURRENT** vs **INPUT VOLTAGE** 10 $V_{CC} = 5 V$ 8 **Control Open** $T_A = 25^{\circ}C$ 6 I<sub>I</sub> - Input Current - mA 2 0 -2 -4 -6 -8 -10 5 10 -25 -20 -15 -10 -5 0 15 20

Figure 11

V<sub>I</sub> - Input Voltage - V



#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
5962-86888022A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	Level-NC-NC-NC
5962-8688802CA	ACTIVE	CDIP	J	14	1	TBD	A42 SNPB	Level-NC-NC-NC
5962-8688802DA	ACTIVE	CFP	W	14	1	TBD	A42 SNPB	Level-NC-NC-NC
MC1489AN	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
MC1489ANE4	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
MC1489N	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
SN55189AJ	ACTIVE	CDIP	J	14	1	TBD	A42 SNPB	Level-NC-NC-NC
SN55189J	OBSOLETE	CDIP	J	14		TBD	Call TI	Call TI
SN75189AD	ACTIVE	SOIC	D	14	50	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR Level-1-235C-UNLIM
SN75189ADE4	ACTIVE	SOIC	D	14	50	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR Level-1-235C-UNLIM
SN75189ADR	ACTIVE	SOIC	D	14	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR Level-1-235C-UNLIM
SN75189ADRE4	ACTIVE	SOIC	D	14	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR Level-1-235C-UNLIM
SN75189AN	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
SN75189ANE4	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
SN75189ANSLE	OBSOLETE	SO	NS	14		TBD	Call TI	Call TI
SN75189ANSR	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75189ANSRG4	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75189D	ACTIVE	SOIC	D	14	50	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR Level-1-235C-UNLIM
SN75189DE4	ACTIVE	SOIC	D	14	50	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR Level-1-235C-UNLIM
SN75189DR	ACTIVE	SOIC	D	14	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR Level-1-235C-UNLIM
SN75189DRE4	ACTIVE	SOIC	D	14	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR Level-1-235C-UNLIM
SN75189N	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
SN75189NE4	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
SN75189NSR	ACTIVE	so	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75189NSRE4	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SNJ55189AFK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	Level-NC-NC-NC
SNJ55189AJ	ACTIVE	CDIP	J	14	1	TBD	A42 SNPB	Level-NC-NC-NC
SNJ55189AW	ACTIVE	CFP	W	14	1	TBD	A42 SNPB	Level-NC-NC-NC
	OBSOLETE	LCCC	FK			TBD	Call TI	Call TI



#### PACKAGE OPTION ADDENDUM

12-Jul-2005

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
SNJ55189J	OBSOLETE	CDIP	J	14	TBD	Call TI	Call TI

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

### 14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

## W (R-GDFP-F14)

## CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP1-F14 and JEDEC MO-092AB



#### FK (S-CQCC-N\*\*)

#### **28 TERMINAL SHOWN**

#### **LEADLESS CERAMIC CHIP CARRIER**



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within JEDEC MS-004



## N (R-PDIP-T\*\*)

### PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



## D (R-PDSO-G14)

## PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012 variation AB.



#### **MECHANICAL DATA**

## NS (R-PDSO-G\*\*)

## 14-PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated